Merge branch 'next' of git://git.kernel.org/pub/scm/linux/kernel/git/rzhang/linux
[deliverable/linux.git] / Documentation / devicetree / bindings / board / fsl-board.txt
CommitLineData
499ccb27
TT
1Freescale Reference Board Bindings
2
3This document describes device tree bindings for various devices that
4exist on some Freescale reference boards.
5
d0fc2eaa
KG
6* Board Control and Status (BCSR)
7
8Required properties:
9
fd657efc 10 - compatible : Should be "fsl,<board>-bcsr"
d0fc2eaa
KG
11 - reg : Offset and length of the register set for the device
12
13Example:
14
15 bcsr@f8000000 {
fd657efc 16 compatible = "fsl,mpc8360mds-bcsr";
d0fc2eaa
KG
17 reg = <f8000000 8000>;
18 };
19
499ccb27 20* Freescale on-board FPGA
d0fc2eaa
KG
21
22This is the memory-mapped registers for on board FPGA.
23
a2cce7a9 24Required properties:
499ccb27
TT
25- compatible: should be a board-specific string followed by a string
26 indicating the type of FPGA. Example:
a2cce7a9
BS
27 "fsl,<board>-fpga", "fsl,fpga-pixis", or
28 "fsl,<board>-fpga", "fsl,fpga-qixis"
499ccb27 29- reg: should contain the address and the length of the FPGA register set.
a2cce7a9
BS
30
31Optional properties:
8c68e2f7 32- interrupt-parent: should specify phandle for the interrupt controller.
499ccb27 33- interrupts: should specify event (wakeup) IRQ.
d0fc2eaa 34
499ccb27 35Example (P1022DS):
d0fc2eaa 36
499ccb27
TT
37 board-control@3,0 {
38 compatible = "fsl,p1022ds-fpga", "fsl,fpga-ngpixis";
39 reg = <3 0 0x30>;
40 interrupt-parent = <&mpic>;
41 interrupts = <8 8 0 0>;
42 };
94409d6e 43
a2cce7a9
BS
44Example (LS2080A-RDB):
45
46 cpld@3,0 {
47 compatible = "fsl,ls2080ardb-fpga", "fsl,fpga-qixis";
48 reg = <0x3 0 0x10000>;
49 };
50
94409d6e
AV
51* Freescale BCSR GPIO banks
52
53Some BCSR registers act as simple GPIO controllers, each such
54register can be represented by the gpio-controller node.
55
56Required properities:
57- compatible : Should be "fsl,<board>-bcsr-gpio".
58- reg : Should contain the address and the length of the GPIO bank
59 register.
60- #gpio-cells : Should be two. The first cell is the pin number and the
98a1708d 61 second cell is used to specify optional parameters (currently unused).
94409d6e
AV
62- gpio-controller : Marks the port as GPIO controller.
63
64Example:
65
66 bcsr@1,0 {
67 #address-cells = <1>;
68 #size-cells = <1>;
69 compatible = "fsl,mpc8360mds-bcsr";
70 reg = <1 0 0x8000>;
71 ranges = <0 1 0 0x8000>;
72
73 bcsr13: gpio-controller@d {
74 #gpio-cells = <2>;
75 compatible = "fsl,mpc8360mds-bcsr-gpio";
76 reg = <0xd 1>;
77 gpio-controller;
78 };
79 };
1be62c6c 80
81* Freescale on-board FPGA connected on I2C bus
82
83Some Freescale boards like BSC9132QDS have on board FPGA connected on
84the i2c bus.
85
86Required properties:
87- compatible: Should be a board-specific string followed by a string
88 indicating the type of FPGA. Example:
89 "fsl,<board>-fpga", "fsl,fpga-qixis-i2c"
90- reg: Should contain the address of the FPGA
91
92Example:
93 fpga: fpga@66 {
94 compatible = "fsl,bsc9132qds-fpga", "fsl,fpga-qixis-i2c";
95 reg = <0x66>;
96 };
dd2b04fc
PJ
97
98* Freescale on-board CPLD
99
100Some Freescale boards like T1040RDB have an on board CPLD connected.
101
102Required properties:
103- compatible: Should be a board-specific string like "fsl,<board>-cpld"
104 Example:
105 "fsl,t1040rdb-cpld", "fsl,t1042rdb-cpld", "fsl,t1042rdb_pi-cpld"
106- reg: should describe CPLD registers
107
108Example:
109 cpld@3,0 {
110 compatible = "fsl,t1040rdb-cpld";
111 reg = <3 0 0x300>;
112 };
This page took 0.408288 seconds and 5 git commands to generate.