Commit | Line | Data |
---|---|---|
b2378668 SG |
1 | * Freescale MXS Inter IC (I2C) Controller |
2 | ||
3 | Required properties: | |
4 | - compatible: Should be "fsl,<chip>-i2c" | |
5 | - reg: Should contain registers location and length | |
e5aba13d | 6 | - interrupts: Should contain ERROR interrupt number |
cd4f2d4a MV |
7 | - clock-frequency: Desired I2C bus clock frequency in Hz. |
8 | Only 100000Hz and 400000Hz modes are supported. | |
e5aba13d SG |
9 | - dmas: DMA specifier, consisting of a phandle to DMA controller node |
10 | and I2C DMA channel ID. | |
11 | Refer to dma.txt and fsl-mxs-dma.txt for details. | |
12 | - dma-names: Must be "rx-tx". | |
b2378668 SG |
13 | |
14 | Examples: | |
15 | ||
16 | i2c0: i2c@80058000 { | |
17 | #address-cells = <1>; | |
18 | #size-cells = <0>; | |
19 | compatible = "fsl,imx28-i2c"; | |
20 | reg = <0x80058000 2000>; | |
e5aba13d | 21 | interrupts = <111>; |
cd4f2d4a | 22 | clock-frequency = <100000>; |
e5aba13d SG |
23 | dmas = <&dma_apbx 6>; |
24 | dma-names = "rx-tx"; | |
b2378668 | 25 | }; |