Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/arch/alpha/kernel/core_tsunami.c | |
3 | * | |
4 | * Based on code written by David A. Rusling (david.rusling@reo.mts.dec.com). | |
5 | * | |
6 | * Code common to all TSUNAMI core logic chips. | |
7 | */ | |
8 | ||
9 | #define __EXTERN_INLINE inline | |
10 | #include <asm/io.h> | |
11 | #include <asm/core_tsunami.h> | |
12 | #undef __EXTERN_INLINE | |
13 | ||
8fa19647 | 14 | #include <linux/module.h> |
1da177e4 LT |
15 | #include <linux/types.h> |
16 | #include <linux/pci.h> | |
17 | #include <linux/sched.h> | |
18 | #include <linux/init.h> | |
19 | #include <linux/bootmem.h> | |
20 | ||
21 | #include <asm/ptrace.h> | |
22 | #include <asm/smp.h> | |
025a2215 | 23 | #include <asm/vga.h> |
1da177e4 LT |
24 | |
25 | #include "proto.h" | |
26 | #include "pci_impl.h" | |
27 | ||
28 | /* Save Tsunami configuration data as the console had it set up. */ | |
29 | ||
30 | struct | |
31 | { | |
32 | unsigned long wsba[4]; | |
33 | unsigned long wsm[4]; | |
34 | unsigned long tba[4]; | |
35 | } saved_config[2] __attribute__((common)); | |
36 | ||
37 | /* | |
38 | * NOTE: Herein lie back-to-back mb instructions. They are magic. | |
39 | * One plausible explanation is that the I/O controller does not properly | |
40 | * handle the system transaction. Another involves timing. Ho hum. | |
41 | */ | |
42 | ||
43 | /* | |
44 | * BIOS32-style PCI interface: | |
45 | */ | |
46 | ||
47 | #define DEBUG_CONFIG 0 | |
48 | ||
49 | #if DEBUG_CONFIG | |
50 | # define DBG_CFG(args) printk args | |
51 | #else | |
52 | # define DBG_CFG(args) | |
53 | #endif | |
54 | ||
55 | ||
56 | /* | |
57 | * Given a bus, device, and function number, compute resulting | |
58 | * configuration space address | |
59 | * accordingly. It is therefore not safe to have concurrent | |
60 | * invocations to configuration space access routines, but there | |
61 | * really shouldn't be any need for this. | |
62 | * | |
63 | * Note that all config space accesses use Type 1 address format. | |
64 | * | |
65 | * Note also that type 1 is determined by non-zero bus number. | |
66 | * | |
67 | * Type 1: | |
68 | * | |
69 | * 3 3|3 3 2 2|2 2 2 2|2 2 2 2|1 1 1 1|1 1 1 1|1 1 | |
70 | * 3 2|1 0 9 8|7 6 5 4|3 2 1 0|9 8 7 6|5 4 3 2|1 0 9 8|7 6 5 4|3 2 1 0 | |
71 | * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+ | |
72 | * | | | | | | | | | | |B|B|B|B|B|B|B|B|D|D|D|D|D|F|F|F|R|R|R|R|R|R|0|1| | |
73 | * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+ | |
74 | * | |
75 | * 31:24 reserved | |
76 | * 23:16 bus number (8 bits = 128 possible buses) | |
77 | * 15:11 Device number (5 bits) | |
78 | * 10:8 function number | |
79 | * 7:2 register number | |
80 | * | |
81 | * Notes: | |
82 | * The function number selects which function of a multi-function device | |
83 | * (e.g., SCSI and Ethernet). | |
84 | * | |
85 | * The register selects a DWORD (32 bit) register offset. Hence it | |
86 | * doesn't get shifted by 2 bits as we want to "drop" the bottom two | |
87 | * bits. | |
88 | */ | |
89 | ||
90 | static int | |
91 | mk_conf_addr(struct pci_bus *pbus, unsigned int device_fn, int where, | |
92 | unsigned long *pci_addr, unsigned char *type1) | |
93 | { | |
94 | struct pci_controller *hose = pbus->sysdata; | |
95 | unsigned long addr; | |
96 | u8 bus = pbus->number; | |
97 | ||
98 | DBG_CFG(("mk_conf_addr(bus=%d ,device_fn=0x%x, where=0x%x, " | |
99 | "pci_addr=0x%p, type1=0x%p)\n", | |
100 | bus, device_fn, where, pci_addr, type1)); | |
101 | ||
102 | if (!pbus->parent) /* No parent means peer PCI bus. */ | |
103 | bus = 0; | |
104 | *type1 = (bus != 0); | |
105 | ||
106 | addr = (bus << 16) | (device_fn << 8) | where; | |
107 | addr |= hose->config_space_base; | |
108 | ||
109 | *pci_addr = addr; | |
110 | DBG_CFG(("mk_conf_addr: returning pci_addr 0x%lx\n", addr)); | |
111 | return 0; | |
112 | } | |
113 | ||
114 | static int | |
115 | tsunami_read_config(struct pci_bus *bus, unsigned int devfn, int where, | |
116 | int size, u32 *value) | |
117 | { | |
118 | unsigned long addr; | |
119 | unsigned char type1; | |
120 | ||
121 | if (mk_conf_addr(bus, devfn, where, &addr, &type1)) | |
122 | return PCIBIOS_DEVICE_NOT_FOUND; | |
123 | ||
124 | switch (size) { | |
125 | case 1: | |
126 | *value = __kernel_ldbu(*(vucp)addr); | |
127 | break; | |
128 | case 2: | |
129 | *value = __kernel_ldwu(*(vusp)addr); | |
130 | break; | |
131 | case 4: | |
132 | *value = *(vuip)addr; | |
133 | break; | |
134 | } | |
135 | ||
136 | return PCIBIOS_SUCCESSFUL; | |
137 | } | |
138 | ||
139 | static int | |
140 | tsunami_write_config(struct pci_bus *bus, unsigned int devfn, int where, | |
141 | int size, u32 value) | |
142 | { | |
143 | unsigned long addr; | |
144 | unsigned char type1; | |
145 | ||
146 | if (mk_conf_addr(bus, devfn, where, &addr, &type1)) | |
147 | return PCIBIOS_DEVICE_NOT_FOUND; | |
148 | ||
149 | switch (size) { | |
150 | case 1: | |
151 | __kernel_stb(value, *(vucp)addr); | |
152 | mb(); | |
153 | __kernel_ldbu(*(vucp)addr); | |
154 | break; | |
155 | case 2: | |
156 | __kernel_stw(value, *(vusp)addr); | |
157 | mb(); | |
158 | __kernel_ldwu(*(vusp)addr); | |
159 | break; | |
160 | case 4: | |
161 | *(vuip)addr = value; | |
162 | mb(); | |
163 | *(vuip)addr; | |
164 | break; | |
165 | } | |
166 | ||
167 | return PCIBIOS_SUCCESSFUL; | |
168 | } | |
169 | ||
170 | struct pci_ops tsunami_pci_ops = | |
171 | { | |
172 | .read = tsunami_read_config, | |
173 | .write = tsunami_write_config, | |
174 | }; | |
175 | \f | |
176 | void | |
177 | tsunami_pci_tbi(struct pci_controller *hose, dma_addr_t start, dma_addr_t end) | |
178 | { | |
179 | tsunami_pchip *pchip = hose->index ? TSUNAMI_pchip1 : TSUNAMI_pchip0; | |
180 | volatile unsigned long *csr; | |
181 | unsigned long value; | |
182 | ||
183 | /* We can invalidate up to 8 tlb entries in a go. The flush | |
184 | matches against <31:16> in the pci address. */ | |
185 | csr = &pchip->tlbia.csr; | |
186 | if (((start ^ end) & 0xffff0000) == 0) | |
187 | csr = &pchip->tlbiv.csr; | |
188 | ||
189 | /* For TBIA, it doesn't matter what value we write. For TBI, | |
190 | it's the shifted tag bits. */ | |
191 | value = (start & 0xffff0000) >> 12; | |
192 | ||
193 | *csr = value; | |
194 | mb(); | |
195 | *csr; | |
196 | } | |
197 | \f | |
198 | #ifdef NXM_MACHINE_CHECKS_ON_TSUNAMI | |
199 | static long __init | |
200 | tsunami_probe_read(volatile unsigned long *vaddr) | |
201 | { | |
202 | long dont_care, probe_result; | |
203 | int cpu = smp_processor_id(); | |
204 | int s = swpipl(IPL_MCHECK - 1); | |
205 | ||
206 | mcheck_taken(cpu) = 0; | |
207 | mcheck_expected(cpu) = 1; | |
208 | mb(); | |
209 | dont_care = *vaddr; | |
210 | draina(); | |
211 | mcheck_expected(cpu) = 0; | |
212 | probe_result = !mcheck_taken(cpu); | |
213 | mcheck_taken(cpu) = 0; | |
214 | setipl(s); | |
215 | ||
216 | printk("dont_care == 0x%lx\n", dont_care); | |
217 | ||
218 | return probe_result; | |
219 | } | |
220 | ||
221 | static long __init | |
222 | tsunami_probe_write(volatile unsigned long *vaddr) | |
223 | { | |
224 | long true_contents, probe_result = 1; | |
225 | ||
226 | TSUNAMI_cchip->misc.csr |= (1L << 28); /* clear NXM... */ | |
227 | true_contents = *vaddr; | |
228 | *vaddr = 0; | |
229 | draina(); | |
230 | if (TSUNAMI_cchip->misc.csr & (1L << 28)) { | |
231 | int source = (TSUNAMI_cchip->misc.csr >> 29) & 7; | |
232 | TSUNAMI_cchip->misc.csr |= (1L << 28); /* ...and unlock NXS. */ | |
233 | probe_result = 0; | |
234 | printk("tsunami_probe_write: unit %d at 0x%016lx\n", source, | |
235 | (unsigned long)vaddr); | |
236 | } | |
237 | if (probe_result) | |
238 | *vaddr = true_contents; | |
239 | return probe_result; | |
240 | } | |
241 | #else | |
242 | #define tsunami_probe_read(ADDR) 1 | |
243 | #endif /* NXM_MACHINE_CHECKS_ON_TSUNAMI */ | |
244 | ||
1da177e4 LT |
245 | static void __init |
246 | tsunami_init_one_pchip(tsunami_pchip *pchip, int index) | |
247 | { | |
248 | struct pci_controller *hose; | |
249 | ||
250 | if (tsunami_probe_read(&pchip->pctl.csr) == 0) | |
251 | return; | |
252 | ||
253 | hose = alloc_pci_controller(); | |
254 | if (index == 0) | |
255 | pci_isa_hose = hose; | |
256 | hose->io_space = alloc_resource(); | |
257 | hose->mem_space = alloc_resource(); | |
258 | ||
259 | /* This is for userland consumption. For some reason, the 40-bit | |
260 | PIO bias that we use in the kernel through KSEG didn't work for | |
261 | the page table based user mappings. So make sure we get the | |
262 | 43-bit PIO bias. */ | |
263 | hose->sparse_mem_base = 0; | |
264 | hose->sparse_io_base = 0; | |
265 | hose->dense_mem_base | |
266 | = (TSUNAMI_MEM(index) & 0xffffffffffL) | 0x80000000000L; | |
267 | hose->dense_io_base | |
268 | = (TSUNAMI_IO(index) & 0xffffffffffL) | 0x80000000000L; | |
269 | ||
270 | hose->config_space_base = TSUNAMI_CONF(index); | |
271 | hose->index = index; | |
272 | ||
273 | hose->io_space->start = TSUNAMI_IO(index) - TSUNAMI_IO_BIAS; | |
274 | hose->io_space->end = hose->io_space->start + TSUNAMI_IO_SPACE - 1; | |
275 | hose->io_space->name = pci_io_names[index]; | |
276 | hose->io_space->flags = IORESOURCE_IO; | |
277 | ||
278 | hose->mem_space->start = TSUNAMI_MEM(index) - TSUNAMI_MEM_BIAS; | |
279 | hose->mem_space->end = hose->mem_space->start + 0xffffffff; | |
280 | hose->mem_space->name = pci_mem_names[index]; | |
281 | hose->mem_space->flags = IORESOURCE_MEM; | |
282 | ||
283 | if (request_resource(&ioport_resource, hose->io_space) < 0) | |
284 | printk(KERN_ERR "Failed to request IO on hose %d\n", index); | |
285 | if (request_resource(&iomem_resource, hose->mem_space) < 0) | |
286 | printk(KERN_ERR "Failed to request MEM on hose %d\n", index); | |
287 | ||
288 | /* | |
289 | * Save the existing PCI window translations. SRM will | |
290 | * need them when we go to reboot. | |
291 | */ | |
292 | ||
293 | saved_config[index].wsba[0] = pchip->wsba[0].csr; | |
294 | saved_config[index].wsm[0] = pchip->wsm[0].csr; | |
295 | saved_config[index].tba[0] = pchip->tba[0].csr; | |
296 | ||
297 | saved_config[index].wsba[1] = pchip->wsba[1].csr; | |
298 | saved_config[index].wsm[1] = pchip->wsm[1].csr; | |
299 | saved_config[index].tba[1] = pchip->tba[1].csr; | |
300 | ||
301 | saved_config[index].wsba[2] = pchip->wsba[2].csr; | |
302 | saved_config[index].wsm[2] = pchip->wsm[2].csr; | |
303 | saved_config[index].tba[2] = pchip->tba[2].csr; | |
304 | ||
305 | saved_config[index].wsba[3] = pchip->wsba[3].csr; | |
306 | saved_config[index].wsm[3] = pchip->wsm[3].csr; | |
307 | saved_config[index].tba[3] = pchip->tba[3].csr; | |
308 | ||
309 | /* | |
310 | * Set up the PCI to main memory translation windows. | |
311 | * | |
312 | * Note: Window 3 is scatter-gather only | |
313 | * | |
314 | * Window 0 is scatter-gather 8MB at 8MB (for isa) | |
315 | * Window 1 is scatter-gather (up to) 1GB at 1GB | |
316 | * Window 2 is direct access 2GB at 2GB | |
317 | * | |
318 | * NOTE: we need the align_entry settings for Acer devices on ES40, | |
319 | * specifically floppy and IDE when memory is larger than 2GB. | |
320 | */ | |
321 | hose->sg_isa = iommu_arena_new(hose, 0x00800000, 0x00800000, 0); | |
322 | /* Initially set for 4 PTEs, but will be overridden to 64K for ISA. */ | |
323 | hose->sg_isa->align_entry = 4; | |
324 | ||
325 | hose->sg_pci = iommu_arena_new(hose, 0x40000000, | |
326 | size_for_memory(0x40000000), 0); | |
327 | hose->sg_pci->align_entry = 4; /* Tsunami caches 4 PTEs at a time */ | |
328 | ||
329 | __direct_map_base = 0x80000000; | |
330 | __direct_map_size = 0x80000000; | |
331 | ||
332 | pchip->wsba[0].csr = hose->sg_isa->dma_base | 3; | |
333 | pchip->wsm[0].csr = (hose->sg_isa->size - 1) & 0xfff00000; | |
334 | pchip->tba[0].csr = virt_to_phys(hose->sg_isa->ptes); | |
335 | ||
336 | pchip->wsba[1].csr = hose->sg_pci->dma_base | 3; | |
337 | pchip->wsm[1].csr = (hose->sg_pci->size - 1) & 0xfff00000; | |
338 | pchip->tba[1].csr = virt_to_phys(hose->sg_pci->ptes); | |
339 | ||
340 | pchip->wsba[2].csr = 0x80000000 | 1; | |
341 | pchip->wsm[2].csr = (0x80000000 - 1) & 0xfff00000; | |
342 | pchip->tba[2].csr = 0; | |
343 | ||
344 | pchip->wsba[3].csr = 0; | |
345 | ||
346 | /* Enable the Monster Window to make DAC pci64 possible. */ | |
347 | pchip->pctl.csr |= pctl_m_mwin; | |
348 | ||
349 | tsunami_pci_tbi(hose, 0, -1); | |
350 | } | |
351 | ||
025a2215 JE |
352 | |
353 | void __iomem * | |
354 | tsunami_ioportmap(unsigned long addr) | |
355 | { | |
356 | FIXUP_IOADDR_VGA(addr); | |
357 | return (void __iomem *)(addr + TSUNAMI_IO_BIAS); | |
358 | } | |
359 | ||
360 | void __iomem * | |
361 | tsunami_ioremap(unsigned long addr, unsigned long size) | |
362 | { | |
363 | FIXUP_MEMADDR_VGA(addr); | |
364 | return (void __iomem *)(addr + TSUNAMI_MEM_BIAS); | |
365 | } | |
366 | ||
367 | #ifndef CONFIG_ALPHA_GENERIC | |
368 | EXPORT_SYMBOL(tsunami_ioportmap); | |
369 | EXPORT_SYMBOL(tsunami_ioremap); | |
370 | #endif | |
371 | ||
1da177e4 LT |
372 | void __init |
373 | tsunami_init_arch(void) | |
374 | { | |
375 | #ifdef NXM_MACHINE_CHECKS_ON_TSUNAMI | |
376 | unsigned long tmp; | |
377 | ||
378 | /* Ho hum.. init_arch is called before init_IRQ, but we need to be | |
379 | able to handle machine checks. So install the handler now. */ | |
380 | wrent(entInt, 0); | |
381 | ||
382 | /* NXMs just don't matter to Tsunami--unless they make it | |
383 | choke completely. */ | |
384 | tmp = (unsigned long)(TSUNAMI_cchip - 1); | |
bbb8d343 | 385 | printk("%s: probing bogus address: 0x%016lx\n", __func__, bogus_addr); |
1da177e4 LT |
386 | printk("\tprobe %s\n", |
387 | tsunami_probe_write((unsigned long *)bogus_addr) | |
388 | ? "succeeded" : "failed"); | |
389 | #endif /* NXM_MACHINE_CHECKS_ON_TSUNAMI */ | |
390 | ||
391 | #if 0 | |
bbb8d343 HH |
392 | printk("%s: CChip registers:\n", __func__); |
393 | printk("%s: CSR_CSC 0x%lx\n", __func__, TSUNAMI_cchip->csc.csr); | |
394 | printk("%s: CSR_MTR 0x%lx\n", __func__, TSUNAMI_cchip.mtr.csr); | |
395 | printk("%s: CSR_MISC 0x%lx\n", __func__, TSUNAMI_cchip->misc.csr); | |
396 | printk("%s: CSR_DIM0 0x%lx\n", __func__, TSUNAMI_cchip->dim0.csr); | |
397 | printk("%s: CSR_DIM1 0x%lx\n", __func__, TSUNAMI_cchip->dim1.csr); | |
398 | printk("%s: CSR_DIR0 0x%lx\n", __func__, TSUNAMI_cchip->dir0.csr); | |
399 | printk("%s: CSR_DIR1 0x%lx\n", __func__, TSUNAMI_cchip->dir1.csr); | |
400 | printk("%s: CSR_DRIR 0x%lx\n", __func__, TSUNAMI_cchip->drir.csr); | |
1da177e4 LT |
401 | |
402 | printk("%s: DChip registers:\n"); | |
bbb8d343 HH |
403 | printk("%s: CSR_DSC 0x%lx\n", __func__, TSUNAMI_dchip->dsc.csr); |
404 | printk("%s: CSR_STR 0x%lx\n", __func__, TSUNAMI_dchip->str.csr); | |
405 | printk("%s: CSR_DREV 0x%lx\n", __func__, TSUNAMI_dchip->drev.csr); | |
1da177e4 LT |
406 | #endif |
407 | /* With multiple PCI busses, we play with I/O as physical addrs. */ | |
408 | ioport_resource.end = ~0UL; | |
409 | ||
410 | /* Find how many hoses we have, and initialize them. TSUNAMI | |
411 | and TYPHOON can have 2, but might only have 1 (DS10). */ | |
412 | ||
413 | tsunami_init_one_pchip(TSUNAMI_pchip0, 0); | |
414 | if (TSUNAMI_cchip->csc.csr & 1L<<14) | |
415 | tsunami_init_one_pchip(TSUNAMI_pchip1, 1); | |
025a2215 JE |
416 | |
417 | /* Check for graphic console location (if any). */ | |
418 | find_console_vga_hose(); | |
1da177e4 LT |
419 | } |
420 | ||
421 | static void | |
422 | tsunami_kill_one_pchip(tsunami_pchip *pchip, int index) | |
423 | { | |
424 | pchip->wsba[0].csr = saved_config[index].wsba[0]; | |
425 | pchip->wsm[0].csr = saved_config[index].wsm[0]; | |
426 | pchip->tba[0].csr = saved_config[index].tba[0]; | |
427 | ||
428 | pchip->wsba[1].csr = saved_config[index].wsba[1]; | |
429 | pchip->wsm[1].csr = saved_config[index].wsm[1]; | |
430 | pchip->tba[1].csr = saved_config[index].tba[1]; | |
431 | ||
432 | pchip->wsba[2].csr = saved_config[index].wsba[2]; | |
433 | pchip->wsm[2].csr = saved_config[index].wsm[2]; | |
434 | pchip->tba[2].csr = saved_config[index].tba[2]; | |
435 | ||
436 | pchip->wsba[3].csr = saved_config[index].wsba[3]; | |
437 | pchip->wsm[3].csr = saved_config[index].wsm[3]; | |
438 | pchip->tba[3].csr = saved_config[index].tba[3]; | |
439 | } | |
440 | ||
441 | void | |
442 | tsunami_kill_arch(int mode) | |
443 | { | |
444 | tsunami_kill_one_pchip(TSUNAMI_pchip0, 0); | |
445 | if (TSUNAMI_cchip->csc.csr & 1L<<14) | |
446 | tsunami_kill_one_pchip(TSUNAMI_pchip1, 1); | |
447 | } | |
448 | ||
449 | static inline void | |
450 | tsunami_pci_clr_err_1(tsunami_pchip *pchip) | |
451 | { | |
452 | pchip->perror.csr; | |
453 | pchip->perror.csr = 0x040; | |
454 | mb(); | |
455 | pchip->perror.csr; | |
456 | } | |
457 | ||
458 | static inline void | |
459 | tsunami_pci_clr_err(void) | |
460 | { | |
461 | tsunami_pci_clr_err_1(TSUNAMI_pchip0); | |
462 | ||
463 | /* TSUNAMI and TYPHOON can have 2, but might only have 1 (DS10) */ | |
464 | if (TSUNAMI_cchip->csc.csr & 1L<<14) | |
465 | tsunami_pci_clr_err_1(TSUNAMI_pchip1); | |
466 | } | |
467 | ||
468 | void | |
4fa1970a | 469 | tsunami_machine_check(unsigned long vector, unsigned long la_ptr) |
1da177e4 LT |
470 | { |
471 | /* Clear error before any reporting. */ | |
472 | mb(); | |
473 | mb(); /* magic */ | |
474 | draina(); | |
475 | tsunami_pci_clr_err(); | |
476 | wrmces(0x7); | |
477 | mb(); | |
478 | ||
4fa1970a | 479 | process_mcheck_info(vector, la_ptr, "TSUNAMI", |
1da177e4 LT |
480 | mcheck_expected(smp_processor_id())); |
481 | } |