Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/arch/alpha/kernel/sys_noritake.c | |
3 | * | |
4 | * Copyright (C) 1995 David A Rusling | |
5 | * Copyright (C) 1996 Jay A Estabrook | |
6 | * Copyright (C) 1998, 1999 Richard Henderson | |
7 | * | |
8 | * Code supporting the NORITAKE (AlphaServer 1000A), | |
9 | * CORELLE (AlphaServer 800), and ALCOR Primo (AlphaStation 600A). | |
10 | */ | |
11 | ||
1da177e4 LT |
12 | #include <linux/kernel.h> |
13 | #include <linux/types.h> | |
14 | #include <linux/mm.h> | |
15 | #include <linux/sched.h> | |
16 | #include <linux/pci.h> | |
17 | #include <linux/init.h> | |
18 | #include <linux/bitops.h> | |
19 | ||
20 | #include <asm/ptrace.h> | |
ec221208 | 21 | #include <asm/mce.h> |
1da177e4 LT |
22 | #include <asm/dma.h> |
23 | #include <asm/irq.h> | |
24 | #include <asm/mmu_context.h> | |
25 | #include <asm/io.h> | |
26 | #include <asm/pgtable.h> | |
27 | #include <asm/core_apecs.h> | |
28 | #include <asm/core_cia.h> | |
29 | #include <asm/tlbflush.h> | |
30 | ||
31 | #include "proto.h" | |
32 | #include "irq_impl.h" | |
33 | #include "pci_impl.h" | |
34 | #include "machvec_impl.h" | |
35 | ||
36 | /* Note mask bit is true for ENABLED irqs. */ | |
37 | static int cached_irq_mask; | |
38 | ||
39 | static inline void | |
40 | noritake_update_irq_hw(int irq, int mask) | |
41 | { | |
42 | int port = 0x54a; | |
43 | if (irq >= 32) { | |
44 | mask >>= 16; | |
45 | port = 0x54c; | |
46 | } | |
47 | outw(mask, port); | |
48 | } | |
49 | ||
50 | static void | |
76f4645f | 51 | noritake_enable_irq(struct irq_data *d) |
1da177e4 | 52 | { |
76f4645f | 53 | noritake_update_irq_hw(d->irq, cached_irq_mask |= 1 << (d->irq - 16)); |
1da177e4 LT |
54 | } |
55 | ||
56 | static void | |
76f4645f | 57 | noritake_disable_irq(struct irq_data *d) |
1da177e4 | 58 | { |
76f4645f | 59 | noritake_update_irq_hw(d->irq, cached_irq_mask &= ~(1 << (d->irq - 16))); |
1da177e4 LT |
60 | } |
61 | ||
44377f62 | 62 | static struct irq_chip noritake_irq_type = { |
8ab1221c | 63 | .name = "NORITAKE", |
76f4645f TG |
64 | .irq_unmask = noritake_enable_irq, |
65 | .irq_mask = noritake_disable_irq, | |
66 | .irq_mask_ack = noritake_disable_irq, | |
1da177e4 LT |
67 | }; |
68 | ||
69 | static void | |
7ca56053 | 70 | noritake_device_interrupt(unsigned long vector) |
1da177e4 LT |
71 | { |
72 | unsigned long pld; | |
73 | unsigned int i; | |
74 | ||
75 | /* Read the interrupt summary registers of NORITAKE */ | |
76 | pld = (((unsigned long) inw(0x54c) << 32) | |
77 | | ((unsigned long) inw(0x54a) << 16) | |
78 | | ((unsigned long) inb(0xa0) << 8) | |
79 | | inb(0x20)); | |
80 | ||
81 | /* | |
82 | * Now for every possible bit set, work through them and call | |
83 | * the appropriate interrupt handler. | |
84 | */ | |
85 | while (pld) { | |
86 | i = ffz(~pld); | |
87 | pld &= pld - 1; /* clear least bit set */ | |
88 | if (i < 16) { | |
7ca56053 | 89 | isa_device_interrupt(vector); |
1da177e4 | 90 | } else { |
3dbb8c62 | 91 | handle_irq(i); |
1da177e4 LT |
92 | } |
93 | } | |
94 | } | |
95 | ||
96 | static void | |
7ca56053 | 97 | noritake_srm_device_interrupt(unsigned long vector) |
1da177e4 LT |
98 | { |
99 | int irq; | |
100 | ||
101 | irq = (vector - 0x800) >> 4; | |
102 | ||
103 | /* | |
104 | * I really hate to do this, too, but the NORITAKE SRM console also | |
105 | * reports PCI vectors *lower* than I expected from the bit numbers | |
106 | * in the documentation. | |
107 | * But I really don't want to change the fixup code for allocation | |
108 | * of IRQs, nor the alpha_irq_mask maintenance stuff, both of which | |
109 | * look nice and clean now. | |
110 | * So, here's this additional grotty hack... :-( | |
111 | */ | |
112 | if (irq >= 16) | |
113 | irq = irq + 1; | |
114 | ||
3dbb8c62 | 115 | handle_irq(irq); |
1da177e4 LT |
116 | } |
117 | ||
118 | static void __init | |
119 | noritake_init_irq(void) | |
120 | { | |
121 | long i; | |
122 | ||
123 | if (alpha_using_srm) | |
124 | alpha_mv.device_interrupt = noritake_srm_device_interrupt; | |
125 | ||
126 | outw(0, 0x54a); | |
127 | outw(0, 0x54c); | |
128 | ||
129 | for (i = 16; i < 48; ++i) { | |
a9eb076b TG |
130 | irq_set_chip_and_handler(i, &noritake_irq_type, |
131 | handle_level_irq); | |
76f4645f | 132 | irq_set_status_flags(i, IRQ_LEVEL); |
1da177e4 LT |
133 | } |
134 | ||
135 | init_i8259a_irqs(); | |
136 | common_init_isa_dma(); | |
137 | } | |
138 | ||
139 | ||
140 | /* | |
141 | * PCI Fixup configuration. | |
142 | * | |
143 | * Summary @ 0x542, summary register #1: | |
144 | * Bit Meaning | |
145 | * 0 All valid ints from summary regs 2 & 3 | |
146 | * 1 QLOGIC ISP1020A SCSI | |
147 | * 2 Interrupt Line A from slot 0 | |
148 | * 3 Interrupt Line B from slot 0 | |
149 | * 4 Interrupt Line A from slot 1 | |
150 | * 5 Interrupt line B from slot 1 | |
151 | * 6 Interrupt Line A from slot 2 | |
152 | * 7 Interrupt Line B from slot 2 | |
153 | * 8 Interrupt Line A from slot 3 | |
154 | * 9 Interrupt Line B from slot 3 | |
155 | *10 Interrupt Line A from slot 4 | |
156 | *11 Interrupt Line B from slot 4 | |
157 | *12 Interrupt Line A from slot 5 | |
158 | *13 Interrupt Line B from slot 5 | |
159 | *14 Interrupt Line A from slot 6 | |
160 | *15 Interrupt Line B from slot 6 | |
161 | * | |
162 | * Summary @ 0x544, summary register #2: | |
163 | * Bit Meaning | |
164 | * 0 OR of all unmasked ints in SR #2 | |
165 | * 1 OR of secondary bus ints | |
166 | * 2 Interrupt Line C from slot 0 | |
167 | * 3 Interrupt Line D from slot 0 | |
168 | * 4 Interrupt Line C from slot 1 | |
169 | * 5 Interrupt line D from slot 1 | |
170 | * 6 Interrupt Line C from slot 2 | |
171 | * 7 Interrupt Line D from slot 2 | |
172 | * 8 Interrupt Line C from slot 3 | |
173 | * 9 Interrupt Line D from slot 3 | |
174 | *10 Interrupt Line C from slot 4 | |
175 | *11 Interrupt Line D from slot 4 | |
176 | *12 Interrupt Line C from slot 5 | |
177 | *13 Interrupt Line D from slot 5 | |
178 | *14 Interrupt Line C from slot 6 | |
179 | *15 Interrupt Line D from slot 6 | |
180 | * | |
181 | * The device to slot mapping looks like: | |
182 | * | |
183 | * Slot Device | |
184 | * 7 Intel PCI-EISA bridge chip | |
185 | * 8 DEC PCI-PCI bridge chip | |
186 | * 11 PCI on board slot 0 | |
187 | * 12 PCI on board slot 1 | |
188 | * 13 PCI on board slot 2 | |
189 | * | |
190 | * | |
191 | * This two layered interrupt approach means that we allocate IRQ 16 and | |
192 | * above for PCI interrupts. The IRQ relates to which bit the interrupt | |
193 | * comes in on. This makes interrupt processing much easier. | |
194 | */ | |
195 | ||
196 | static int __init | |
d5341942 | 197 | noritake_map_irq(const struct pci_dev *dev, u8 slot, u8 pin) |
1da177e4 LT |
198 | { |
199 | static char irq_tab[15][5] __initdata = { | |
200 | /*INT INTA INTB INTC INTD */ | |
201 | /* note: IDSELs 16, 17, and 25 are CORELLE only */ | |
202 | { 16+1, 16+1, 16+1, 16+1, 16+1}, /* IdSel 16, QLOGIC */ | |
203 | { -1, -1, -1, -1, -1}, /* IdSel 17, S3 Trio64 */ | |
204 | { -1, -1, -1, -1, -1}, /* IdSel 18, PCEB */ | |
205 | { -1, -1, -1, -1, -1}, /* IdSel 19, PPB */ | |
206 | { -1, -1, -1, -1, -1}, /* IdSel 20, ???? */ | |
207 | { -1, -1, -1, -1, -1}, /* IdSel 21, ???? */ | |
208 | { 16+2, 16+2, 16+3, 32+2, 32+3}, /* IdSel 22, slot 0 */ | |
209 | { 16+4, 16+4, 16+5, 32+4, 32+5}, /* IdSel 23, slot 1 */ | |
210 | { 16+6, 16+6, 16+7, 32+6, 32+7}, /* IdSel 24, slot 2 */ | |
211 | { 16+8, 16+8, 16+9, 32+8, 32+9}, /* IdSel 25, slot 3 */ | |
212 | /* The following 5 are actually on PCI bus 1, which is | |
213 | across the built-in bridge of the NORITAKE only. */ | |
214 | { 16+1, 16+1, 16+1, 16+1, 16+1}, /* IdSel 16, QLOGIC */ | |
215 | { 16+8, 16+8, 16+9, 32+8, 32+9}, /* IdSel 17, slot 3 */ | |
216 | {16+10, 16+10, 16+11, 32+10, 32+11}, /* IdSel 18, slot 4 */ | |
217 | {16+12, 16+12, 16+13, 32+12, 32+13}, /* IdSel 19, slot 5 */ | |
218 | {16+14, 16+14, 16+15, 32+14, 32+15}, /* IdSel 20, slot 6 */ | |
219 | }; | |
220 | const long min_idsel = 5, max_idsel = 19, irqs_per_slot = 5; | |
221 | return COMMON_TABLE_LOOKUP; | |
222 | } | |
223 | ||
224 | static u8 __init | |
225 | noritake_swizzle(struct pci_dev *dev, u8 *pinp) | |
226 | { | |
227 | int slot, pin = *pinp; | |
228 | ||
229 | if (dev->bus->number == 0) { | |
230 | slot = PCI_SLOT(dev->devfn); | |
231 | } | |
232 | /* Check for the built-in bridge */ | |
233 | else if (PCI_SLOT(dev->bus->self->devfn) == 8) { | |
234 | slot = PCI_SLOT(dev->devfn) + 15; /* WAG! */ | |
235 | } | |
236 | else | |
237 | { | |
238 | /* Must be a card-based bridge. */ | |
239 | do { | |
240 | if (PCI_SLOT(dev->bus->self->devfn) == 8) { | |
241 | slot = PCI_SLOT(dev->devfn) + 15; | |
242 | break; | |
243 | } | |
1be9baa0 | 244 | pin = pci_swizzle_interrupt_pin(dev, pin); |
1da177e4 LT |
245 | |
246 | /* Move up the chain of bridges. */ | |
247 | dev = dev->bus->self; | |
248 | /* Slot of the next bridge. */ | |
249 | slot = PCI_SLOT(dev->devfn); | |
250 | } while (dev->bus->self); | |
251 | } | |
252 | *pinp = pin; | |
253 | return slot; | |
254 | } | |
255 | ||
256 | #if defined(CONFIG_ALPHA_GENERIC) || !defined(CONFIG_ALPHA_PRIMO) | |
257 | static void | |
4fa1970a | 258 | noritake_apecs_machine_check(unsigned long vector, unsigned long la_ptr) |
1da177e4 LT |
259 | { |
260 | #define MCHK_NO_DEVSEL 0x205U | |
261 | #define MCHK_NO_TABT 0x204U | |
262 | ||
263 | struct el_common *mchk_header; | |
264 | unsigned int code; | |
265 | ||
266 | mchk_header = (struct el_common *)la_ptr; | |
267 | ||
268 | /* Clear the error before any reporting. */ | |
269 | mb(); | |
270 | mb(); /* magic */ | |
271 | draina(); | |
272 | apecs_pci_clr_err(); | |
273 | wrmces(0x7); | |
274 | mb(); | |
275 | ||
276 | code = mchk_header->code; | |
4fa1970a | 277 | process_mcheck_info(vector, la_ptr, "NORITAKE APECS", |
1da177e4 LT |
278 | (mcheck_expected(0) |
279 | && (code == MCHK_NO_DEVSEL | |
280 | || code == MCHK_NO_TABT))); | |
281 | } | |
282 | #endif | |
283 | ||
284 | ||
285 | /* | |
286 | * The System Vectors | |
287 | */ | |
288 | ||
289 | #if defined(CONFIG_ALPHA_GENERIC) || !defined(CONFIG_ALPHA_PRIMO) | |
290 | struct alpha_machine_vector noritake_mv __initmv = { | |
291 | .vector_name = "Noritake", | |
292 | DO_EV4_MMU, | |
293 | DO_DEFAULT_RTC, | |
294 | DO_APECS_IO, | |
295 | .machine_check = noritake_apecs_machine_check, | |
296 | .max_isa_dma_address = ALPHA_MAX_ISA_DMA_ADDRESS, | |
297 | .min_io_address = EISA_DEFAULT_IO_BASE, | |
298 | .min_mem_address = APECS_AND_LCA_DEFAULT_MEM_BASE, | |
299 | ||
300 | .nr_irqs = 48, | |
301 | .device_interrupt = noritake_device_interrupt, | |
302 | ||
303 | .init_arch = apecs_init_arch, | |
304 | .init_irq = noritake_init_irq, | |
305 | .init_rtc = common_init_rtc, | |
306 | .init_pci = common_init_pci, | |
307 | .pci_map_irq = noritake_map_irq, | |
308 | .pci_swizzle = noritake_swizzle, | |
309 | }; | |
310 | ALIAS_MV(noritake) | |
311 | #endif | |
312 | ||
313 | #if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_PRIMO) | |
314 | struct alpha_machine_vector noritake_primo_mv __initmv = { | |
315 | .vector_name = "Noritake-Primo", | |
316 | DO_EV5_MMU, | |
317 | DO_DEFAULT_RTC, | |
318 | DO_CIA_IO, | |
319 | .machine_check = cia_machine_check, | |
320 | .max_isa_dma_address = ALPHA_MAX_ISA_DMA_ADDRESS, | |
321 | .min_io_address = EISA_DEFAULT_IO_BASE, | |
322 | .min_mem_address = CIA_DEFAULT_MEM_BASE, | |
323 | ||
324 | .nr_irqs = 48, | |
325 | .device_interrupt = noritake_device_interrupt, | |
326 | ||
327 | .init_arch = cia_init_arch, | |
328 | .init_irq = noritake_init_irq, | |
329 | .init_rtc = common_init_rtc, | |
330 | .init_pci = cia_init_pci, | |
331 | .kill_arch = cia_kill_arch, | |
332 | .pci_map_irq = noritake_map_irq, | |
333 | .pci_swizzle = noritake_swizzle, | |
334 | }; | |
335 | ALIAS_MV(noritake_primo) | |
336 | #endif |