Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/arch/alpha/kernel/sys_sio.c | |
3 | * | |
4 | * Copyright (C) 1995 David A Rusling | |
5 | * Copyright (C) 1996 Jay A Estabrook | |
6 | * Copyright (C) 1998, 1999 Richard Henderson | |
7 | * | |
8 | * Code for all boards that route the PCI interrupts through the SIO | |
9 | * PCI/ISA bridge. This includes Noname (AXPpci33), Multia (UDB), | |
10 | * Kenetics's Platform 2000, Avanti (AlphaStation), XL, and AlphaBook1. | |
11 | */ | |
12 | ||
1da177e4 LT |
13 | #include <linux/kernel.h> |
14 | #include <linux/types.h> | |
15 | #include <linux/mm.h> | |
16 | #include <linux/sched.h> | |
17 | #include <linux/pci.h> | |
18 | #include <linux/init.h> | |
894673ee | 19 | #include <linux/screen_info.h> |
1da177e4 LT |
20 | |
21 | #include <asm/compiler.h> | |
22 | #include <asm/ptrace.h> | |
1da177e4 LT |
23 | #include <asm/dma.h> |
24 | #include <asm/irq.h> | |
25 | #include <asm/mmu_context.h> | |
26 | #include <asm/io.h> | |
27 | #include <asm/pgtable.h> | |
28 | #include <asm/core_apecs.h> | |
29 | #include <asm/core_lca.h> | |
30 | #include <asm/tlbflush.h> | |
31 | ||
32 | #include "proto.h" | |
33 | #include "irq_impl.h" | |
34 | #include "pci_impl.h" | |
35 | #include "machvec_impl.h" | |
932e0c20 | 36 | #include "pc873xx.h" |
1da177e4 LT |
37 | |
38 | #if defined(ALPHA_RESTORE_SRM_SETUP) | |
39 | /* Save LCA configuration data as the console had it set up. */ | |
40 | struct | |
41 | { | |
42 | unsigned int orig_route_tab; /* for SAVE/RESTORE */ | |
43 | } saved_config __attribute((common)); | |
44 | #endif | |
45 | ||
46 | ||
47 | static void __init | |
48 | sio_init_irq(void) | |
49 | { | |
50 | if (alpha_using_srm) | |
51 | alpha_mv.device_interrupt = srm_device_interrupt; | |
52 | ||
53 | init_i8259a_irqs(); | |
54 | common_init_isa_dma(); | |
55 | } | |
56 | ||
57 | static inline void __init | |
58 | alphabook1_init_arch(void) | |
59 | { | |
60 | /* The AlphaBook1 has LCD video fixed at 800x600, | |
61 | 37 rows and 100 cols. */ | |
62 | screen_info.orig_y = 37; | |
63 | screen_info.orig_video_cols = 100; | |
64 | screen_info.orig_video_lines = 37; | |
65 | ||
66 | lca_init_arch(); | |
67 | } | |
68 | ||
69 | ||
70 | /* | |
71 | * sio_route_tab selects irq routing in PCI/ISA bridge so that: | |
72 | * PIRQ0 -> irq 15 | |
73 | * PIRQ1 -> irq 9 | |
74 | * PIRQ2 -> irq 10 | |
75 | * PIRQ3 -> irq 11 | |
76 | * | |
77 | * This probably ought to be configurable via MILO. For | |
78 | * example, sound boards seem to like using IRQ 9. | |
79 | * | |
80 | * This is NOT how we should do it. PIRQ0-X should have | |
c3a2ddee | 81 | * their own IRQs, the way intel uses the IO-APIC IRQs. |
1da177e4 LT |
82 | */ |
83 | ||
84 | static void __init | |
85 | sio_pci_route(void) | |
86 | { | |
1b75b05b IK |
87 | unsigned int orig_route_tab; |
88 | ||
89 | /* First, ALWAYS read and print the original setting. */ | |
1da177e4 | 90 | pci_bus_read_config_dword(pci_isa_hose->bus, PCI_DEVFN(7, 0), 0x60, |
1b75b05b | 91 | &orig_route_tab); |
bbb8d343 | 92 | printk("%s: PIRQ original 0x%x new 0x%x\n", __func__, |
1b75b05b IK |
93 | orig_route_tab, alpha_mv.sys.sio.route_tab); |
94 | ||
95 | #if defined(ALPHA_RESTORE_SRM_SETUP) | |
96 | saved_config.orig_route_tab = orig_route_tab; | |
1da177e4 LT |
97 | #endif |
98 | ||
99 | /* Now override with desired setting. */ | |
100 | pci_bus_write_config_dword(pci_isa_hose->bus, PCI_DEVFN(7, 0), 0x60, | |
101 | alpha_mv.sys.sio.route_tab); | |
102 | } | |
103 | ||
104 | static unsigned int __init | |
105 | sio_collect_irq_levels(void) | |
106 | { | |
107 | unsigned int level_bits = 0; | |
108 | struct pci_dev *dev = NULL; | |
109 | ||
110 | /* Iterate through the devices, collecting IRQ levels. */ | |
7d51ceb3 | 111 | for_each_pci_dev(dev) { |
1da177e4 LT |
112 | if ((dev->class >> 16 == PCI_BASE_CLASS_BRIDGE) && |
113 | (dev->class >> 8 != PCI_CLASS_BRIDGE_PCMCIA)) | |
114 | continue; | |
115 | ||
116 | if (dev->irq) | |
117 | level_bits |= (1 << dev->irq); | |
118 | } | |
119 | return level_bits; | |
120 | } | |
121 | ||
122 | static void __init | |
123 | sio_fixup_irq_levels(unsigned int level_bits) | |
124 | { | |
125 | unsigned int old_level_bits; | |
126 | ||
127 | /* | |
128 | * Now, make all PCI interrupts level sensitive. Notice: | |
129 | * these registers must be accessed byte-wise. inw()/outw() | |
130 | * don't work. | |
131 | * | |
132 | * Make sure to turn off any level bits set for IRQs 9,10,11,15, | |
133 | * so that the only bits getting set are for devices actually found. | |
134 | * Note that we do preserve the remainder of the bits, which we hope | |
135 | * will be set correctly by ARC/SRM. | |
136 | * | |
137 | * Note: we at least preserve any level-set bits on AlphaBook1 | |
138 | */ | |
139 | old_level_bits = inb(0x4d0) | (inb(0x4d1) << 8); | |
140 | ||
141 | level_bits |= (old_level_bits & 0x71ff); | |
142 | ||
143 | outb((level_bits >> 0) & 0xff, 0x4d0); | |
144 | outb((level_bits >> 8) & 0xff, 0x4d1); | |
145 | } | |
146 | ||
147 | static inline int __init | |
d5341942 | 148 | noname_map_irq(const struct pci_dev *dev, u8 slot, u8 pin) |
1da177e4 LT |
149 | { |
150 | /* | |
151 | * The Noname board has 5 PCI slots with each of the 4 | |
152 | * interrupt pins routed to different pins on the PCI/ISA | |
153 | * bridge (PIRQ0-PIRQ3). The table below is based on | |
154 | * information available at: | |
155 | * | |
156 | * http://ftp.digital.com/pub/DEC/axppci/ref_interrupts.txt | |
157 | * | |
158 | * I have no information on the Avanti interrupt routing, but | |
159 | * the routing seems to be identical to the Noname except | |
160 | * that the Avanti has an additional slot whose routing I'm | |
161 | * unsure of. | |
162 | * | |
163 | * pirq_tab[0] is a fake entry to deal with old PCI boards | |
164 | * that have the interrupt pin number hardwired to 0 (meaning | |
165 | * that they use the default INTA line, if they are interrupt | |
166 | * driven at all). | |
167 | */ | |
168 | static char irq_tab[][5] __initdata = { | |
169 | /*INT A B C D */ | |
170 | { 3, 3, 3, 3, 3}, /* idsel 6 (53c810) */ | |
171 | {-1, -1, -1, -1, -1}, /* idsel 7 (SIO: PCI/ISA bridge) */ | |
172 | { 2, 2, -1, -1, -1}, /* idsel 8 (Hack: slot closest ISA) */ | |
173 | {-1, -1, -1, -1, -1}, /* idsel 9 (unused) */ | |
174 | {-1, -1, -1, -1, -1}, /* idsel 10 (unused) */ | |
175 | { 0, 0, 2, 1, 0}, /* idsel 11 KN25_PCI_SLOT0 */ | |
176 | { 1, 1, 0, 2, 1}, /* idsel 12 KN25_PCI_SLOT1 */ | |
177 | { 2, 2, 1, 0, 2}, /* idsel 13 KN25_PCI_SLOT2 */ | |
178 | { 0, 0, 0, 0, 0}, /* idsel 14 AS255 TULIP */ | |
179 | }; | |
180 | const long min_idsel = 6, max_idsel = 14, irqs_per_slot = 5; | |
181 | int irq = COMMON_TABLE_LOOKUP, tmp; | |
182 | tmp = __kernel_extbl(alpha_mv.sys.sio.route_tab, irq); | |
183 | return irq >= 0 ? tmp : -1; | |
184 | } | |
185 | ||
186 | static inline int __init | |
d5341942 | 187 | p2k_map_irq(const struct pci_dev *dev, u8 slot, u8 pin) |
1da177e4 LT |
188 | { |
189 | static char irq_tab[][5] __initdata = { | |
190 | /*INT A B C D */ | |
191 | { 0, 0, -1, -1, -1}, /* idsel 6 (53c810) */ | |
192 | {-1, -1, -1, -1, -1}, /* idsel 7 (SIO: PCI/ISA bridge) */ | |
193 | { 1, 1, 2, 3, 0}, /* idsel 8 (slot A) */ | |
194 | { 2, 2, 3, 0, 1}, /* idsel 9 (slot B) */ | |
195 | {-1, -1, -1, -1, -1}, /* idsel 10 (unused) */ | |
196 | {-1, -1, -1, -1, -1}, /* idsel 11 (unused) */ | |
197 | { 3, 3, -1, -1, -1}, /* idsel 12 (CMD0646) */ | |
198 | }; | |
199 | const long min_idsel = 6, max_idsel = 12, irqs_per_slot = 5; | |
200 | int irq = COMMON_TABLE_LOOKUP, tmp; | |
201 | tmp = __kernel_extbl(alpha_mv.sys.sio.route_tab, irq); | |
202 | return irq >= 0 ? tmp : -1; | |
203 | } | |
204 | ||
205 | static inline void __init | |
206 | noname_init_pci(void) | |
207 | { | |
208 | common_init_pci(); | |
209 | sio_pci_route(); | |
210 | sio_fixup_irq_levels(sio_collect_irq_levels()); | |
932e0c20 ML |
211 | |
212 | if (pc873xx_probe() == -1) { | |
213 | printk(KERN_ERR "Probing for PC873xx Super IO chip failed.\n"); | |
214 | } else { | |
215 | printk(KERN_INFO "Found %s Super IO chip at 0x%x\n", | |
216 | pc873xx_get_model(), pc873xx_get_base()); | |
217 | ||
218 | /* Enabling things in the Super IO chip doesn't actually | |
219 | * configure and enable things, the legacy drivers still | |
220 | * need to do the actual configuration and enabling. | |
221 | * This only unblocks them. | |
222 | */ | |
223 | ||
224 | #if !defined(CONFIG_ALPHA_AVANTI) | |
225 | /* Don't bother on the Avanti family. | |
226 | * None of them had on-board IDE. | |
227 | */ | |
228 | pc873xx_enable_ide(); | |
229 | #endif | |
230 | pc873xx_enable_epp19(); | |
231 | } | |
1da177e4 LT |
232 | } |
233 | ||
234 | static inline void __init | |
235 | alphabook1_init_pci(void) | |
236 | { | |
237 | struct pci_dev *dev; | |
238 | unsigned char orig, config; | |
239 | ||
240 | common_init_pci(); | |
241 | sio_pci_route(); | |
242 | ||
243 | /* | |
244 | * On the AlphaBook1, the PCMCIA chip (Cirrus 6729) | |
245 | * is sensitive to PCI bus bursts, so we must DISABLE | |
246 | * burst mode for the NCR 8xx SCSI... :-( | |
247 | * | |
248 | * Note that the NCR810 SCSI driver must preserve the | |
249 | * setting of the bit in order for this to work. At the | |
250 | * moment (2.0.29), ncr53c8xx.c does NOT do this, but | |
251 | * 53c7,8xx.c DOES. | |
252 | */ | |
253 | ||
254 | dev = NULL; | |
7d51ceb3 JS |
255 | while ((dev = pci_get_device(PCI_VENDOR_ID_NCR, PCI_ANY_ID, dev))) { |
256 | if (dev->device == PCI_DEVICE_ID_NCR_53C810 | |
1da177e4 LT |
257 | || dev->device == PCI_DEVICE_ID_NCR_53C815 |
258 | || dev->device == PCI_DEVICE_ID_NCR_53C820 | |
259 | || dev->device == PCI_DEVICE_ID_NCR_53C825) { | |
260 | unsigned long io_port; | |
261 | unsigned char ctest4; | |
262 | ||
263 | io_port = dev->resource[0].start; | |
264 | ctest4 = inb(io_port+0x21); | |
265 | if (!(ctest4 & 0x80)) { | |
266 | printk("AlphaBook1 NCR init: setting" | |
267 | " burst disable\n"); | |
268 | outb(ctest4 | 0x80, io_port+0x21); | |
269 | } | |
270 | } | |
271 | } | |
272 | ||
273 | /* Do not set *ANY* level triggers for AlphaBook1. */ | |
274 | sio_fixup_irq_levels(0); | |
275 | ||
276 | /* Make sure that register PR1 indicates 1Mb mem */ | |
277 | outb(0x0f, 0x3ce); orig = inb(0x3cf); /* read PR5 */ | |
278 | outb(0x0f, 0x3ce); outb(0x05, 0x3cf); /* unlock PR0-4 */ | |
279 | outb(0x0b, 0x3ce); config = inb(0x3cf); /* read PR1 */ | |
280 | if ((config & 0xc0) != 0xc0) { | |
281 | printk("AlphaBook1 VGA init: setting 1Mb memory\n"); | |
282 | config |= 0xc0; | |
283 | outb(0x0b, 0x3ce); outb(config, 0x3cf); /* write PR1 */ | |
284 | } | |
285 | outb(0x0f, 0x3ce); outb(orig, 0x3cf); /* (re)lock PR0-4 */ | |
286 | } | |
287 | ||
288 | void | |
289 | sio_kill_arch(int mode) | |
290 | { | |
291 | #if defined(ALPHA_RESTORE_SRM_SETUP) | |
292 | /* Since we cannot read the PCI DMA Window CSRs, we | |
293 | * cannot restore them here. | |
294 | * | |
295 | * However, we CAN read the PIRQ route register, so restore it | |
296 | * now... | |
297 | */ | |
298 | pci_bus_write_config_dword(pci_isa_hose->bus, PCI_DEVFN(7, 0), 0x60, | |
299 | saved_config.orig_route_tab); | |
300 | #endif | |
301 | } | |
302 | ||
303 | ||
304 | /* | |
305 | * The System Vectors | |
306 | */ | |
307 | ||
308 | #if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_BOOK1) | |
309 | struct alpha_machine_vector alphabook1_mv __initmv = { | |
310 | .vector_name = "AlphaBook1", | |
311 | DO_EV4_MMU, | |
312 | DO_DEFAULT_RTC, | |
313 | DO_LCA_IO, | |
314 | .machine_check = lca_machine_check, | |
315 | .max_isa_dma_address = ALPHA_MAX_ISA_DMA_ADDRESS, | |
316 | .min_io_address = DEFAULT_IO_BASE, | |
317 | .min_mem_address = APECS_AND_LCA_DEFAULT_MEM_BASE, | |
318 | ||
319 | .nr_irqs = 16, | |
320 | .device_interrupt = isa_device_interrupt, | |
321 | ||
322 | .init_arch = alphabook1_init_arch, | |
323 | .init_irq = sio_init_irq, | |
324 | .init_rtc = common_init_rtc, | |
325 | .init_pci = alphabook1_init_pci, | |
326 | .kill_arch = sio_kill_arch, | |
327 | .pci_map_irq = noname_map_irq, | |
328 | .pci_swizzle = common_swizzle, | |
329 | ||
330 | .sys = { .sio = { | |
331 | /* NCR810 SCSI is 14, PCMCIA controller is 15. */ | |
332 | .route_tab = 0x0e0f0a0a, | |
333 | }} | |
334 | }; | |
335 | ALIAS_MV(alphabook1) | |
336 | #endif | |
337 | ||
338 | #if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_AVANTI) | |
339 | struct alpha_machine_vector avanti_mv __initmv = { | |
340 | .vector_name = "Avanti", | |
341 | DO_EV4_MMU, | |
342 | DO_DEFAULT_RTC, | |
343 | DO_APECS_IO, | |
344 | .machine_check = apecs_machine_check, | |
345 | .max_isa_dma_address = ALPHA_MAX_ISA_DMA_ADDRESS, | |
346 | .min_io_address = DEFAULT_IO_BASE, | |
347 | .min_mem_address = APECS_AND_LCA_DEFAULT_MEM_BASE, | |
348 | ||
349 | .nr_irqs = 16, | |
350 | .device_interrupt = isa_device_interrupt, | |
351 | ||
352 | .init_arch = apecs_init_arch, | |
353 | .init_irq = sio_init_irq, | |
354 | .init_rtc = common_init_rtc, | |
355 | .init_pci = noname_init_pci, | |
356 | .kill_arch = sio_kill_arch, | |
357 | .pci_map_irq = noname_map_irq, | |
358 | .pci_swizzle = common_swizzle, | |
359 | ||
360 | .sys = { .sio = { | |
1b75b05b | 361 | .route_tab = 0x0b0a050f, /* leave 14 for IDE, 9 for SND */ |
1da177e4 LT |
362 | }} |
363 | }; | |
364 | ALIAS_MV(avanti) | |
365 | #endif | |
366 | ||
367 | #if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_NONAME) | |
368 | struct alpha_machine_vector noname_mv __initmv = { | |
369 | .vector_name = "Noname", | |
370 | DO_EV4_MMU, | |
371 | DO_DEFAULT_RTC, | |
372 | DO_LCA_IO, | |
373 | .machine_check = lca_machine_check, | |
374 | .max_isa_dma_address = ALPHA_MAX_ISA_DMA_ADDRESS, | |
375 | .min_io_address = DEFAULT_IO_BASE, | |
376 | .min_mem_address = APECS_AND_LCA_DEFAULT_MEM_BASE, | |
377 | ||
378 | .nr_irqs = 16, | |
379 | .device_interrupt = srm_device_interrupt, | |
380 | ||
381 | .init_arch = lca_init_arch, | |
382 | .init_irq = sio_init_irq, | |
383 | .init_rtc = common_init_rtc, | |
384 | .init_pci = noname_init_pci, | |
385 | .kill_arch = sio_kill_arch, | |
386 | .pci_map_irq = noname_map_irq, | |
387 | .pci_swizzle = common_swizzle, | |
388 | ||
389 | .sys = { .sio = { | |
390 | /* For UDB, the only available PCI slot must not map to IRQ 9, | |
391 | since that's the builtin MSS sound chip. That PCI slot | |
392 | will map to PIRQ1 (for INTA at least), so we give it IRQ 15 | |
393 | instead. | |
394 | ||
395 | Unfortunately we have to do this for NONAME as well, since | |
396 | they are co-indicated when the platform type "Noname" is | |
397 | selected... :-( */ | |
398 | ||
399 | .route_tab = 0x0b0a0f0d, | |
400 | }} | |
401 | }; | |
402 | ALIAS_MV(noname) | |
403 | #endif | |
404 | ||
405 | #if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_P2K) | |
406 | struct alpha_machine_vector p2k_mv __initmv = { | |
407 | .vector_name = "Platform2000", | |
408 | DO_EV4_MMU, | |
409 | DO_DEFAULT_RTC, | |
410 | DO_LCA_IO, | |
411 | .machine_check = lca_machine_check, | |
412 | .max_isa_dma_address = ALPHA_MAX_ISA_DMA_ADDRESS, | |
413 | .min_io_address = DEFAULT_IO_BASE, | |
414 | .min_mem_address = APECS_AND_LCA_DEFAULT_MEM_BASE, | |
415 | ||
416 | .nr_irqs = 16, | |
417 | .device_interrupt = srm_device_interrupt, | |
418 | ||
419 | .init_arch = lca_init_arch, | |
420 | .init_irq = sio_init_irq, | |
421 | .init_rtc = common_init_rtc, | |
422 | .init_pci = noname_init_pci, | |
423 | .kill_arch = sio_kill_arch, | |
424 | .pci_map_irq = p2k_map_irq, | |
425 | .pci_swizzle = common_swizzle, | |
426 | ||
427 | .sys = { .sio = { | |
428 | .route_tab = 0x0b0a090f, | |
429 | }} | |
430 | }; | |
431 | ALIAS_MV(p2k) | |
432 | #endif | |
433 | ||
434 | #if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_XL) | |
435 | struct alpha_machine_vector xl_mv __initmv = { | |
436 | .vector_name = "XL", | |
437 | DO_EV4_MMU, | |
438 | DO_DEFAULT_RTC, | |
439 | DO_APECS_IO, | |
440 | .machine_check = apecs_machine_check, | |
441 | .max_isa_dma_address = ALPHA_XL_MAX_ISA_DMA_ADDRESS, | |
442 | .min_io_address = DEFAULT_IO_BASE, | |
443 | .min_mem_address = XL_DEFAULT_MEM_BASE, | |
444 | ||
445 | .nr_irqs = 16, | |
446 | .device_interrupt = isa_device_interrupt, | |
447 | ||
448 | .init_arch = apecs_init_arch, | |
449 | .init_irq = sio_init_irq, | |
450 | .init_rtc = common_init_rtc, | |
451 | .init_pci = noname_init_pci, | |
452 | .kill_arch = sio_kill_arch, | |
453 | .pci_map_irq = noname_map_irq, | |
454 | .pci_swizzle = common_swizzle, | |
455 | ||
456 | .sys = { .sio = { | |
457 | .route_tab = 0x0b0a090f, | |
458 | }} | |
459 | }; | |
460 | ALIAS_MV(xl) | |
461 | #endif |