Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/arch/alpha/kernel/sys_wildfire.c | |
3 | * | |
4 | * Wildfire support. | |
5 | * | |
6 | * Copyright (C) 2000 Andrea Arcangeli <andrea@suse.de> SuSE | |
7 | */ | |
8 | ||
9 | #include <linux/kernel.h> | |
10 | #include <linux/types.h> | |
11 | #include <linux/mm.h> | |
12 | #include <linux/sched.h> | |
13 | #include <linux/pci.h> | |
14 | #include <linux/init.h> | |
15 | #include <linux/bitops.h> | |
16 | ||
17 | #include <asm/ptrace.h> | |
1da177e4 LT |
18 | #include <asm/dma.h> |
19 | #include <asm/irq.h> | |
20 | #include <asm/mmu_context.h> | |
21 | #include <asm/io.h> | |
22 | #include <asm/pgtable.h> | |
23 | #include <asm/core_wildfire.h> | |
24 | #include <asm/hwrpb.h> | |
25 | #include <asm/tlbflush.h> | |
26 | ||
27 | #include "proto.h" | |
28 | #include "irq_impl.h" | |
29 | #include "pci_impl.h" | |
30 | #include "machvec_impl.h" | |
31 | ||
32 | static unsigned long cached_irq_mask[WILDFIRE_NR_IRQS/(sizeof(long)*8)]; | |
33 | ||
34 | DEFINE_SPINLOCK(wildfire_irq_lock); | |
35 | ||
36 | static int doing_init_irq_hw = 0; | |
37 | ||
38 | static void | |
39 | wildfire_update_irq_hw(unsigned int irq) | |
40 | { | |
41 | int qbbno = (irq >> 8) & (WILDFIRE_MAX_QBB - 1); | |
42 | int pcano = (irq >> 6) & (WILDFIRE_PCA_PER_QBB - 1); | |
43 | wildfire_pca *pca; | |
44 | volatile unsigned long * enable0; | |
45 | ||
46 | if (!WILDFIRE_PCA_EXISTS(qbbno, pcano)) { | |
47 | if (!doing_init_irq_hw) { | |
48 | printk(KERN_ERR "wildfire_update_irq_hw:" | |
49 | " got irq %d for non-existent PCA %d" | |
50 | " on QBB %d.\n", | |
51 | irq, pcano, qbbno); | |
52 | } | |
53 | return; | |
54 | } | |
55 | ||
56 | pca = WILDFIRE_pca(qbbno, pcano); | |
57 | enable0 = (unsigned long *) &pca->pca_int[0].enable; /* ??? */ | |
58 | ||
59 | *enable0 = cached_irq_mask[qbbno * WILDFIRE_PCA_PER_QBB + pcano]; | |
60 | mb(); | |
61 | *enable0; | |
62 | } | |
63 | ||
64 | static void __init | |
65 | wildfire_init_irq_hw(void) | |
66 | { | |
67 | #if 0 | |
68 | register wildfire_pca * pca = WILDFIRE_pca(0, 0); | |
69 | volatile unsigned long * enable0, * enable1, * enable2, *enable3; | |
70 | volatile unsigned long * target0, * target1, * target2, *target3; | |
71 | ||
72 | enable0 = (unsigned long *) &pca->pca_int[0].enable; | |
73 | enable1 = (unsigned long *) &pca->pca_int[1].enable; | |
74 | enable2 = (unsigned long *) &pca->pca_int[2].enable; | |
75 | enable3 = (unsigned long *) &pca->pca_int[3].enable; | |
76 | ||
77 | target0 = (unsigned long *) &pca->pca_int[0].target; | |
78 | target1 = (unsigned long *) &pca->pca_int[1].target; | |
79 | target2 = (unsigned long *) &pca->pca_int[2].target; | |
80 | target3 = (unsigned long *) &pca->pca_int[3].target; | |
81 | ||
82 | *enable0 = *enable1 = *enable2 = *enable3 = 0; | |
83 | ||
84 | *target0 = (1UL<<8) | WILDFIRE_QBB(0); | |
85 | *target1 = *target2 = *target3 = 0; | |
86 | ||
87 | mb(); | |
88 | ||
89 | *enable0; *enable1; *enable2; *enable3; | |
90 | *target0; *target1; *target2; *target3; | |
91 | ||
92 | #else | |
93 | int i; | |
94 | ||
95 | doing_init_irq_hw = 1; | |
96 | ||
97 | /* Need to update only once for every possible PCA. */ | |
98 | for (i = 0; i < WILDFIRE_NR_IRQS; i+=WILDFIRE_IRQ_PER_PCA) | |
99 | wildfire_update_irq_hw(i); | |
100 | ||
101 | doing_init_irq_hw = 0; | |
102 | #endif | |
103 | } | |
104 | ||
105 | static void | |
ff53afe6 | 106 | wildfire_enable_irq(struct irq_data *d) |
1da177e4 | 107 | { |
ff53afe6 TG |
108 | unsigned int irq = d->irq; |
109 | ||
1da177e4 | 110 | if (irq < 16) |
ff53afe6 | 111 | i8259a_enable_irq(d); |
1da177e4 LT |
112 | |
113 | spin_lock(&wildfire_irq_lock); | |
114 | set_bit(irq, &cached_irq_mask); | |
115 | wildfire_update_irq_hw(irq); | |
116 | spin_unlock(&wildfire_irq_lock); | |
117 | } | |
118 | ||
119 | static void | |
ff53afe6 | 120 | wildfire_disable_irq(struct irq_data *d) |
1da177e4 | 121 | { |
ff53afe6 TG |
122 | unsigned int irq = d->irq; |
123 | ||
1da177e4 | 124 | if (irq < 16) |
ff53afe6 | 125 | i8259a_disable_irq(d); |
1da177e4 LT |
126 | |
127 | spin_lock(&wildfire_irq_lock); | |
128 | clear_bit(irq, &cached_irq_mask); | |
129 | wildfire_update_irq_hw(irq); | |
130 | spin_unlock(&wildfire_irq_lock); | |
131 | } | |
132 | ||
133 | static void | |
ff53afe6 | 134 | wildfire_mask_and_ack_irq(struct irq_data *d) |
1da177e4 | 135 | { |
ff53afe6 TG |
136 | unsigned int irq = d->irq; |
137 | ||
1da177e4 | 138 | if (irq < 16) |
ff53afe6 | 139 | i8259a_mask_and_ack_irq(d); |
1da177e4 LT |
140 | |
141 | spin_lock(&wildfire_irq_lock); | |
142 | clear_bit(irq, &cached_irq_mask); | |
143 | wildfire_update_irq_hw(irq); | |
144 | spin_unlock(&wildfire_irq_lock); | |
145 | } | |
146 | ||
44377f62 | 147 | static struct irq_chip wildfire_irq_type = { |
8ab1221c | 148 | .name = "WILDFIRE", |
ff53afe6 TG |
149 | .irq_unmask = wildfire_enable_irq, |
150 | .irq_mask = wildfire_disable_irq, | |
151 | .irq_mask_ack = wildfire_mask_and_ack_irq, | |
1da177e4 LT |
152 | }; |
153 | ||
154 | static void __init | |
155 | wildfire_init_irq_per_pca(int qbbno, int pcano) | |
156 | { | |
157 | int i, irq_bias; | |
1da177e4 LT |
158 | static struct irqaction isa_enable = { |
159 | .handler = no_action, | |
160 | .name = "isa_enable", | |
161 | }; | |
162 | ||
163 | irq_bias = qbbno * (WILDFIRE_PCA_PER_QBB * WILDFIRE_IRQ_PER_PCA) | |
164 | + pcano * WILDFIRE_IRQ_PER_PCA; | |
165 | ||
280da4e4 RH |
166 | #if 0 |
167 | unsigned long io_bias; | |
168 | ||
1da177e4 LT |
169 | /* Only need the following for first PCI bus per PCA. */ |
170 | io_bias = WILDFIRE_IO(qbbno, pcano<<1) - WILDFIRE_IO_BIAS; | |
171 | ||
1da177e4 LT |
172 | outb(0, DMA1_RESET_REG + io_bias); |
173 | outb(0, DMA2_RESET_REG + io_bias); | |
174 | outb(DMA_MODE_CASCADE, DMA2_MODE_REG + io_bias); | |
175 | outb(0, DMA2_MASK_REG + io_bias); | |
176 | #endif | |
177 | ||
178 | #if 0 | |
179 | /* ??? Not sure how to do this, yet... */ | |
180 | init_i8259a_irqs(); /* ??? */ | |
181 | #endif | |
182 | ||
183 | for (i = 0; i < 16; ++i) { | |
184 | if (i == 2) | |
185 | continue; | |
a9eb076b TG |
186 | irq_set_chip_and_handler(i + irq_bias, &wildfire_irq_type, |
187 | handle_level_irq); | |
ff53afe6 | 188 | irq_set_status_flags(i + irq_bias, IRQ_LEVEL); |
1da177e4 LT |
189 | } |
190 | ||
a9eb076b TG |
191 | irq_set_chip_and_handler(36 + irq_bias, &wildfire_irq_type, |
192 | handle_level_irq); | |
ff53afe6 | 193 | irq_set_status_flags(36 + irq_bias, IRQ_LEVEL); |
1da177e4 | 194 | for (i = 40; i < 64; ++i) { |
a9eb076b TG |
195 | irq_set_chip_and_handler(i + irq_bias, &wildfire_irq_type, |
196 | handle_level_irq); | |
ff53afe6 | 197 | irq_set_status_flags(i + irq_bias, IRQ_LEVEL); |
1da177e4 LT |
198 | } |
199 | ||
ff53afe6 | 200 | setup_irq(32+irq_bias, &isa_enable); |
1da177e4 LT |
201 | } |
202 | ||
203 | static void __init | |
204 | wildfire_init_irq(void) | |
205 | { | |
206 | int qbbno, pcano; | |
207 | ||
208 | #if 1 | |
209 | wildfire_init_irq_hw(); | |
210 | init_i8259a_irqs(); | |
211 | #endif | |
212 | ||
213 | for (qbbno = 0; qbbno < WILDFIRE_MAX_QBB; qbbno++) { | |
214 | if (WILDFIRE_QBB_EXISTS(qbbno)) { | |
215 | for (pcano = 0; pcano < WILDFIRE_PCA_PER_QBB; pcano++) { | |
216 | if (WILDFIRE_PCA_EXISTS(qbbno, pcano)) { | |
217 | wildfire_init_irq_per_pca(qbbno, pcano); | |
218 | } | |
219 | } | |
220 | } | |
221 | } | |
222 | } | |
223 | ||
224 | static void | |
7ca56053 | 225 | wildfire_device_interrupt(unsigned long vector) |
1da177e4 LT |
226 | { |
227 | int irq; | |
228 | ||
229 | irq = (vector - 0x800) >> 4; | |
230 | ||
231 | /* | |
232 | * bits 10-8: source QBB ID | |
233 | * bits 7-6: PCA | |
234 | * bits 5-0: irq in PCA | |
235 | */ | |
236 | ||
3dbb8c62 | 237 | handle_irq(irq); |
1da177e4 LT |
238 | return; |
239 | } | |
240 | ||
241 | /* | |
242 | * PCI Fixup configuration. | |
243 | * | |
244 | * Summary per PCA (2 PCI or HIPPI buses): | |
245 | * | |
246 | * Bit Meaning | |
247 | * 0-15 ISA | |
248 | * | |
249 | *32 ISA summary | |
250 | *33 SMI | |
251 | *34 NMI | |
252 | *36 builtin QLogic SCSI (or slot 0 if no IO module) | |
253 | *40 Interrupt Line A from slot 2 PCI0 | |
254 | *41 Interrupt Line B from slot 2 PCI0 | |
255 | *42 Interrupt Line C from slot 2 PCI0 | |
256 | *43 Interrupt Line D from slot 2 PCI0 | |
257 | *44 Interrupt Line A from slot 3 PCI0 | |
258 | *45 Interrupt Line B from slot 3 PCI0 | |
259 | *46 Interrupt Line C from slot 3 PCI0 | |
260 | *47 Interrupt Line D from slot 3 PCI0 | |
261 | * | |
262 | *48 Interrupt Line A from slot 4 PCI1 | |
263 | *49 Interrupt Line B from slot 4 PCI1 | |
264 | *50 Interrupt Line C from slot 4 PCI1 | |
265 | *51 Interrupt Line D from slot 4 PCI1 | |
266 | *52 Interrupt Line A from slot 5 PCI1 | |
267 | *53 Interrupt Line B from slot 5 PCI1 | |
268 | *54 Interrupt Line C from slot 5 PCI1 | |
269 | *55 Interrupt Line D from slot 5 PCI1 | |
270 | *56 Interrupt Line A from slot 6 PCI1 | |
271 | *57 Interrupt Line B from slot 6 PCI1 | |
272 | *58 Interrupt Line C from slot 6 PCI1 | |
273 | *50 Interrupt Line D from slot 6 PCI1 | |
274 | *60 Interrupt Line A from slot 7 PCI1 | |
275 | *61 Interrupt Line B from slot 7 PCI1 | |
276 | *62 Interrupt Line C from slot 7 PCI1 | |
277 | *63 Interrupt Line D from slot 7 PCI1 | |
278 | * | |
279 | * | |
280 | * IdSel | |
281 | * 0 Cypress Bridge I/O (ISA summary interrupt) | |
282 | * 1 64 bit PCI 0 option slot 1 (SCSI QLogic builtin) | |
283 | * 2 64 bit PCI 0 option slot 2 | |
284 | * 3 64 bit PCI 0 option slot 3 | |
285 | * 4 64 bit PCI 1 option slot 4 | |
286 | * 5 64 bit PCI 1 option slot 5 | |
287 | * 6 64 bit PCI 1 option slot 6 | |
288 | * 7 64 bit PCI 1 option slot 7 | |
289 | */ | |
290 | ||
291 | static int __init | |
d5341942 | 292 | wildfire_map_irq(const struct pci_dev *dev, u8 slot, u8 pin) |
1da177e4 LT |
293 | { |
294 | static char irq_tab[8][5] __initdata = { | |
295 | /*INT INTA INTB INTC INTD */ | |
296 | { -1, -1, -1, -1, -1}, /* IdSel 0 ISA Bridge */ | |
297 | { 36, 36, 36+1, 36+2, 36+3}, /* IdSel 1 SCSI builtin */ | |
298 | { 40, 40, 40+1, 40+2, 40+3}, /* IdSel 2 PCI 0 slot 2 */ | |
299 | { 44, 44, 44+1, 44+2, 44+3}, /* IdSel 3 PCI 0 slot 3 */ | |
300 | { 48, 48, 48+1, 48+2, 48+3}, /* IdSel 4 PCI 1 slot 4 */ | |
301 | { 52, 52, 52+1, 52+2, 52+3}, /* IdSel 5 PCI 1 slot 5 */ | |
302 | { 56, 56, 56+1, 56+2, 56+3}, /* IdSel 6 PCI 1 slot 6 */ | |
303 | { 60, 60, 60+1, 60+2, 60+3}, /* IdSel 7 PCI 1 slot 7 */ | |
304 | }; | |
305 | long min_idsel = 0, max_idsel = 7, irqs_per_slot = 5; | |
306 | ||
307 | struct pci_controller *hose = dev->sysdata; | |
308 | int irq = COMMON_TABLE_LOOKUP; | |
309 | ||
310 | if (irq > 0) { | |
311 | int qbbno = hose->index >> 3; | |
312 | int pcano = (hose->index >> 1) & 3; | |
313 | irq += (qbbno << 8) + (pcano << 6); | |
314 | } | |
315 | return irq; | |
316 | } | |
317 | ||
318 | ||
319 | /* | |
320 | * The System Vectors | |
321 | */ | |
322 | ||
323 | struct alpha_machine_vector wildfire_mv __initmv = { | |
324 | .vector_name = "WILDFIRE", | |
325 | DO_EV6_MMU, | |
326 | DO_DEFAULT_RTC, | |
327 | DO_WILDFIRE_IO, | |
328 | .machine_check = wildfire_machine_check, | |
329 | .max_isa_dma_address = ALPHA_MAX_ISA_DMA_ADDRESS, | |
330 | .min_io_address = DEFAULT_IO_BASE, | |
331 | .min_mem_address = DEFAULT_MEM_BASE, | |
332 | ||
333 | .nr_irqs = WILDFIRE_NR_IRQS, | |
334 | .device_interrupt = wildfire_device_interrupt, | |
335 | ||
336 | .init_arch = wildfire_init_arch, | |
337 | .init_irq = wildfire_init_irq, | |
338 | .init_rtc = common_init_rtc, | |
339 | .init_pci = common_init_pci, | |
340 | .kill_arch = wildfire_kill_arch, | |
341 | .pci_map_irq = wildfire_map_irq, | |
342 | .pci_swizzle = common_swizzle, | |
343 | ||
344 | .pa_to_nid = wildfire_pa_to_nid, | |
345 | .cpuid_to_nid = wildfire_cpuid_to_nid, | |
346 | .node_mem_start = wildfire_node_mem_start, | |
347 | .node_mem_size = wildfire_node_mem_size, | |
348 | }; | |
349 | ALIAS_MV(wildfire) |