Commit | Line | Data |
---|---|---|
cfdbc2e1 VG |
1 | # |
2 | # Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com) | |
3 | # | |
4 | # This program is free software; you can redistribute it and/or modify | |
5 | # it under the terms of the GNU General Public License version 2 as | |
6 | # published by the Free Software Foundation. | |
7 | # | |
8 | ||
9 | config ARC | |
10 | def_bool y | |
11 | select ARCH_NO_VIRT_TO_BUS | |
4adeefe1 | 12 | select CLONE_BACKWARDS |
cfdbc2e1 VG |
13 | # ARC Busybox based initramfs absolutely relies on DEVTMPFS for /dev |
14 | select DEVTMPFS if !INITRAMFS_SOURCE="" | |
15 | select GENERIC_ATOMIC64 | |
16 | select GENERIC_CLOCKEVENTS | |
17 | select GENERIC_FIND_FIRST_BIT | |
18 | # for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP | |
19 | select GENERIC_IRQ_SHOW | |
bf90e1ea VG |
20 | select GENERIC_KERNEL_EXECVE |
21 | select GENERIC_KERNEL_THREAD | |
cfdbc2e1 | 22 | select GENERIC_PENDING_IRQ if SMP |
c3581039 | 23 | select GENERIC_SIGALTSTACK |
cfdbc2e1 | 24 | select GENERIC_SMP_IDLE_THREAD |
547f1125 | 25 | select HAVE_ARCH_TRACEHOOK |
cfdbc2e1 | 26 | select HAVE_GENERIC_HARDIRQS |
c121c506 | 27 | select HAVE_MEMBLOCK |
769bc1fd | 28 | select HAVE_OPROFILE |
999159a5 | 29 | select IRQ_DOMAIN |
cfdbc2e1 | 30 | select MODULES_USE_ELF_RELA |
c121c506 | 31 | select NO_BOOTMEM |
999159a5 VG |
32 | select OF |
33 | select OF_EARLY_FLATTREE | |
cfdbc2e1 VG |
34 | |
35 | config SCHED_OMIT_FRAME_POINTER | |
36 | def_bool y | |
37 | ||
38 | config GENERIC_CSUM | |
39 | def_bool y | |
40 | ||
41 | config RWSEM_GENERIC_SPINLOCK | |
42 | def_bool y | |
43 | ||
44 | config ARCH_FLATMEM_ENABLE | |
45 | def_bool y | |
46 | ||
47 | config MMU | |
48 | def_bool y | |
49 | ||
50 | config NO_IOPORT | |
51 | def_bool y | |
52 | ||
53 | config GENERIC_CALIBRATE_DELAY | |
54 | def_bool y | |
55 | ||
56 | config GENERIC_HWEIGHT | |
57 | def_bool y | |
58 | ||
59 | config BINFMT_ELF | |
60 | def_bool y | |
61 | ||
62 | config HAVE_LATENCYTOP_SUPPORT | |
63 | def_bool y | |
64 | ||
65 | config NO_DMA | |
66 | def_bool n | |
67 | ||
68 | source "init/Kconfig" | |
69 | source "kernel/Kconfig.freezer" | |
70 | ||
71 | menu "ARC Architecture Configuration" | |
72 | ||
73 | choice | |
74 | prompt "ARC Platform" | |
75 | default ARC_PLAT_FPGA_LEGACY | |
76 | ||
77 | config ARC_PLAT_FPGA_LEGACY | |
78 | bool "\"Legacy\" ARC FPGA dev platform" | |
79 | help | |
80 | Support for ARC development platforms, provided by Synopsys. | |
81 | These are based on FPGA or ISS. e.g. | |
82 | - ARCAngel4 | |
83 | - ML509 | |
84 | - MetaWare ISS | |
85 | ||
86 | #New platform adds here | |
87 | endchoice | |
88 | ||
89 | menu "ARC CPU Configuration" | |
90 | ||
91 | choice | |
92 | prompt "ARC Core" | |
93 | default ARC_CPU_770 | |
94 | ||
95 | config ARC_CPU_750D | |
96 | bool "ARC750D" | |
97 | help | |
98 | Support for ARC750 core | |
99 | ||
100 | config ARC_CPU_770 | |
101 | bool "ARC770" | |
102 | select ARC_CPU_REL_4_10 | |
103 | help | |
104 | Support for ARC770 core introduced with Rel 4.10 (Summer 2011) | |
105 | This core has a bunch of cool new features: | |
106 | -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4) | |
107 | Shared Address Spaces (for sharing TLB entires in MMU) | |
108 | -Caches: New Prog Model, Region Flush | |
109 | -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr | |
110 | ||
111 | endchoice | |
112 | ||
113 | config CPU_BIG_ENDIAN | |
114 | bool "Enable Big Endian Mode" | |
115 | default n | |
116 | help | |
117 | Build kernel for Big Endian Mode of ARC CPU | |
118 | ||
41195d23 VG |
119 | config SMP |
120 | bool "Symmetric Multi-Processing (Incomplete)" | |
121 | default n | |
122 | select USE_GENERIC_SMP_HELPERS | |
123 | help | |
124 | This enables support for systems with more than one CPU. If you have | |
125 | a system with only one CPU, like most personal computers, say N. If | |
126 | you have a system with more than one CPU, say Y. | |
127 | ||
128 | if SMP | |
129 | ||
130 | config ARC_HAS_COH_CACHES | |
131 | def_bool n | |
132 | ||
133 | config ARC_HAS_COH_LLSC | |
134 | def_bool n | |
135 | ||
136 | config ARC_HAS_COH_RTSC | |
137 | def_bool n | |
138 | ||
139 | config ARC_HAS_REENTRANT_IRQ_LV2 | |
140 | def_bool n | |
141 | ||
142 | endif | |
143 | ||
144 | config NR_CPUS | |
145 | int "Maximum number of CPUs (2-32)" | |
146 | range 2 32 | |
147 | depends on SMP | |
148 | default "2" | |
149 | ||
cfdbc2e1 VG |
150 | menuconfig ARC_CACHE |
151 | bool "Enable Cache Support" | |
152 | default y | |
41195d23 VG |
153 | # if SMP, cache enabled ONLY if ARC implementation has cache coherency |
154 | depends on !SMP || ARC_HAS_COH_CACHES | |
cfdbc2e1 VG |
155 | |
156 | if ARC_CACHE | |
157 | ||
158 | config ARC_CACHE_LINE_SHIFT | |
159 | int "Cache Line Length (as power of 2)" | |
160 | range 5 7 | |
161 | default "6" | |
162 | help | |
163 | Starting with ARC700 4.9, Cache line length is configurable, | |
164 | This option specifies "N", with Line-len = 2 power N | |
165 | So line lengths of 32, 64, 128 are specified by 5,6,7, respectively | |
166 | Linux only supports same line lengths for I and D caches. | |
167 | ||
168 | config ARC_HAS_ICACHE | |
169 | bool "Use Instruction Cache" | |
170 | default y | |
171 | ||
172 | config ARC_HAS_DCACHE | |
173 | bool "Use Data Cache" | |
174 | default y | |
175 | ||
176 | config ARC_CACHE_PAGES | |
177 | bool "Per Page Cache Control" | |
178 | default y | |
179 | depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE | |
180 | help | |
181 | This can be used to over-ride the global I/D Cache Enable on a | |
182 | per-page basis (but only for pages accessed via MMU such as | |
183 | Kernel Virtual address or User Virtual Address) | |
184 | TLB entries have a per-page Cache Enable Bit. | |
185 | Note that Global I/D ENABLE + Per Page DISABLE works but corollary | |
186 | Global DISABLE + Per Page ENABLE won't work | |
187 | ||
188 | endif #ARC_CACHE | |
189 | ||
190 | config ARC_HAS_HW_MPY | |
191 | bool "Use Hardware Multiplier (Normal or Faster XMAC)" | |
192 | default y | |
193 | help | |
194 | Influences how gcc generates code for MPY operations. | |
195 | If enabled, MPYxx insns are generated, provided by Standard/XMAC | |
196 | Multipler. Otherwise software multipy lib is used | |
197 | ||
198 | choice | |
199 | prompt "ARC700 MMU Version" | |
200 | default ARC_MMU_V3 if ARC_CPU_770 | |
201 | default ARC_MMU_V2 if ARC_CPU_750D | |
202 | ||
203 | config ARC_MMU_V1 | |
204 | bool "MMU v1" | |
205 | help | |
206 | Orig ARC700 MMU | |
207 | ||
208 | config ARC_MMU_V2 | |
209 | bool "MMU v2" | |
210 | help | |
211 | Fixed the deficiency of v1 - possible thrashing in memcpy sceanrio | |
212 | when 2 D-TLB and 1 I-TLB entries index into same 2way set. | |
213 | ||
214 | config ARC_MMU_V3 | |
215 | bool "MMU v3" | |
216 | depends on ARC_CPU_770 | |
217 | help | |
218 | Introduced with ARC700 4.10: New Features | |
219 | Variable Page size (1k-16k), var JTLB size 128 x (2 or 4) | |
220 | Shared Address Spaces (SASID) | |
221 | ||
222 | endchoice | |
223 | ||
224 | ||
225 | choice | |
226 | prompt "MMU Page Size" | |
227 | default ARC_PAGE_SIZE_8K | |
228 | ||
229 | config ARC_PAGE_SIZE_8K | |
230 | bool "8KB" | |
231 | help | |
232 | Choose between 8k vs 16k | |
233 | ||
234 | config ARC_PAGE_SIZE_16K | |
235 | bool "16KB" | |
236 | depends on ARC_MMU_V3 | |
237 | ||
238 | config ARC_PAGE_SIZE_4K | |
239 | bool "4KB" | |
240 | depends on ARC_MMU_V3 | |
241 | ||
242 | endchoice | |
243 | ||
4788a594 VG |
244 | config ARC_COMPACT_IRQ_LEVELS |
245 | bool "ARCompact IRQ Priorities: High(2)/Low(1)" | |
246 | default n | |
247 | # Timer HAS to be high priority, for any other high priority config | |
248 | select ARC_IRQ3_LV2 | |
41195d23 VG |
249 | # if SMP, LV2 enabled ONLY if ARC implementation has LV2 re-entrancy |
250 | depends on !SMP || ARC_HAS_REENTRANT_IRQ_LV2 | |
4788a594 VG |
251 | |
252 | if ARC_COMPACT_IRQ_LEVELS | |
253 | ||
254 | config ARC_IRQ3_LV2 | |
255 | bool | |
256 | ||
257 | config ARC_IRQ5_LV2 | |
258 | bool | |
259 | ||
260 | config ARC_IRQ6_LV2 | |
261 | bool | |
262 | ||
263 | endif | |
264 | ||
cfdbc2e1 VG |
265 | config ARC_FPU_SAVE_RESTORE |
266 | bool "Enable FPU state persistence across context switch" | |
267 | default n | |
268 | help | |
269 | Double Precision Floating Point unit had dedictaed regs which | |
270 | need to be saved/restored across context-switch. | |
271 | Note that ARC FPU is overly simplistic, unlike say x86, which has | |
272 | hardware pieces to allow software to conditionally save/restore, | |
273 | based on actual usage of FPU by a task. Thus our implemn does | |
274 | this for all tasks in system. | |
275 | ||
276 | menuconfig ARC_CPU_REL_4_10 | |
277 | bool "Enable support for Rel 4.10 features" | |
278 | default n | |
279 | help | |
280 | -ARC770 (and dependent features) enabled | |
281 | -ARC750 also shares some of the new features with 770 | |
282 | ||
283 | config ARC_HAS_LLSC | |
284 | bool "Insn: LLOCK/SCOND (efficient atomic ops)" | |
285 | default y | |
286 | depends on ARC_CPU_770 | |
287 | # if SMP, enable LLSC ONLY if ARC implementation has coherent atomics | |
288 | depends on !SMP || ARC_HAS_COH_LLSC | |
289 | ||
290 | config ARC_HAS_SWAPE | |
291 | bool "Insn: SWAPE (endian-swap)" | |
292 | default y | |
293 | depends on ARC_CPU_REL_4_10 | |
294 | ||
295 | config ARC_HAS_RTSC | |
296 | bool "Insn: RTSC (64-bit r/o cycle counter)" | |
297 | default y | |
298 | depends on ARC_CPU_REL_4_10 | |
41195d23 VG |
299 | # if SMP, enable RTSC only if counter is coherent across cores |
300 | depends on !SMP || ARC_HAS_COH_RTSC | |
cfdbc2e1 VG |
301 | |
302 | endmenu # "ARC CPU Configuration" | |
303 | ||
304 | menu "Platform Board Configuration" | |
305 | ||
306 | source "arch/arc/plat-arcfpga/Kconfig" | |
307 | ||
308 | #New platform adds here | |
309 | ||
cfdbc2e1 VG |
310 | config LINUX_LINK_BASE |
311 | hex "Linux Link Address" | |
312 | default "0x80000000" | |
313 | help | |
314 | ARC700 divides the 32 bit phy address space into two equal halves | |
315 | -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU | |
316 | -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel | |
317 | Typically Linux kernel is linked at the start of untransalted addr, | |
318 | hence the default value of 0x8zs. | |
319 | However some customers have peripherals mapped at this addr, so | |
320 | Linux needs to be scooted a bit. | |
321 | If you don't know what the above means, leave this setting alone. | |
322 | ||
cfdbc2e1 VG |
323 | endmenu # "Platform Board Configuration" |
324 | ||
080c3747 VG |
325 | config ARC_CURR_IN_REG |
326 | bool "Dedicate Register r25 for current_task pointer" | |
327 | default y | |
328 | help | |
329 | This reserved Register R25 to point to Current Task in | |
330 | kernel mode. This saves memory access for each such access | |
331 | ||
cfdbc2e1 VG |
332 | config ARC_STACK_NONEXEC |
333 | bool "Make stack non-executable" | |
334 | default n | |
335 | help | |
336 | To disable the execute permissions of stack/heap of processes | |
337 | which are enabled by default. | |
338 | ||
339 | config HZ | |
340 | int "Timer Frequency" | |
341 | default 100 | |
342 | ||
343 | menuconfig ARC_DBG | |
344 | bool "ARC debugging" | |
345 | default y | |
346 | ||
347 | config ARC_DBG_TLB_PARANOIA | |
348 | bool "Paranoia Checks in Low Level TLB Handlers" | |
41195d23 | 349 | depends on ARC_DBG && !SMP |
cfdbc2e1 VG |
350 | default n |
351 | ||
352 | config ARC_DBG_TLB_MISS_COUNT | |
353 | bool "Profile TLB Misses" | |
354 | default n | |
355 | select DEBUG_FS | |
356 | depends on ARC_DBG | |
357 | help | |
358 | Counts number of I and D TLB Misses and exports them via Debugfs | |
359 | The counters can be cleared via Debugfs as well | |
360 | ||
361 | config CMDLINE | |
362 | string "Kernel command line to built-in" | |
363 | default "print-fatal-signals=1" | |
364 | help | |
365 | The default command line which will be appended to the optional | |
366 | u-boot provided command line (see below) | |
367 | ||
368 | config CMDLINE_UBOOT | |
369 | bool "Support U-boot kernel command line passing" | |
370 | default n | |
371 | help | |
372 | If you are using U-boot (www.denx.de) and wish to pass the kernel | |
373 | command line from the U-boot environment to the Linux kernel then | |
374 | switch this option on. | |
375 | ARC U-boot will setup the cmdline in RAM/flash and set r2 to point | |
376 | to it. kernel startup code will copy the string into cmdline buffer | |
377 | and also append CONFIG_CMDLINE. | |
378 | ||
999159a5 VG |
379 | config ARC_BUILTIN_DTB_NAME |
380 | string "Built in DTB" | |
381 | help | |
382 | Set the name of the DTB to embed in the vmlinux binary | |
383 | Leaving it blank selects the minimal "skeleton" dtb | |
384 | ||
cfdbc2e1 VG |
385 | source "kernel/Kconfig.preempt" |
386 | ||
387 | endmenu # "ARC Architecture Configuration" | |
388 | ||
389 | source "mm/Kconfig" | |
390 | source "net/Kconfig" | |
391 | source "drivers/Kconfig" | |
392 | source "fs/Kconfig" | |
393 | source "arch/arc/Kconfig.debug" | |
394 | source "security/Kconfig" | |
395 | source "crypto/Kconfig" | |
396 | source "lib/Kconfig" |