Commit | Line | Data |
---|---|---|
cfdbc2e1 VG |
1 | # |
2 | # Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com) | |
3 | # | |
4 | # This program is free software; you can redistribute it and/or modify | |
5 | # it under the terms of the GNU General Public License version 2 as | |
6 | # published by the Free Software Foundation. | |
7 | # | |
8 | ||
9 | config ARC | |
10 | def_bool y | |
2a440168 | 11 | select ARCH_SUPPORTS_ATOMIC_RMW if ARC_HAS_LLSC |
f06d19e4 | 12 | select BUILDTIME_EXTABLE_SORT |
d7f8a085 | 13 | select COMMON_CLK |
4adeefe1 | 14 | select CLONE_BACKWARDS |
cfdbc2e1 VG |
15 | # ARC Busybox based initramfs absolutely relies on DEVTMPFS for /dev |
16 | select DEVTMPFS if !INITRAMFS_SOURCE="" | |
17 | select GENERIC_ATOMIC64 | |
18 | select GENERIC_CLOCKEVENTS | |
19 | select GENERIC_FIND_FIRST_BIT | |
20 | # for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP | |
21 | select GENERIC_IRQ_SHOW | |
22 | select GENERIC_PENDING_IRQ if SMP | |
23 | select GENERIC_SMP_IDLE_THREAD | |
f46121bd | 24 | select HAVE_ARCH_KGDB |
547f1125 | 25 | select HAVE_ARCH_TRACEHOOK |
4368902b | 26 | select HAVE_IOREMAP_PROT |
4d86dfbb VG |
27 | select HAVE_KPROBES |
28 | select HAVE_KRETPROBES | |
c121c506 | 29 | select HAVE_MEMBLOCK |
854a0d95 | 30 | select HAVE_MOD_ARCH_SPECIFIC if ARC_DW2_UNWIND |
769bc1fd | 31 | select HAVE_OPROFILE |
9c57564e | 32 | select HAVE_PERF_EVENTS |
999159a5 | 33 | select IRQ_DOMAIN |
cfdbc2e1 | 34 | select MODULES_USE_ELF_RELA |
c121c506 | 35 | select NO_BOOTMEM |
999159a5 VG |
36 | select OF |
37 | select OF_EARLY_FLATTREE | |
9c57564e | 38 | select PERF_USE_VMALLOC |
d1a1dc0b | 39 | select HAVE_DEBUG_STACKOVERFLOW |
cfdbc2e1 | 40 | |
0dafafc3 VG |
41 | config TRACE_IRQFLAGS_SUPPORT |
42 | def_bool y | |
43 | ||
44 | config LOCKDEP_SUPPORT | |
45 | def_bool y | |
46 | ||
cfdbc2e1 VG |
47 | config SCHED_OMIT_FRAME_POINTER |
48 | def_bool y | |
49 | ||
50 | config GENERIC_CSUM | |
51 | def_bool y | |
52 | ||
53 | config RWSEM_GENERIC_SPINLOCK | |
54 | def_bool y | |
55 | ||
56 | config ARCH_FLATMEM_ENABLE | |
57 | def_bool y | |
58 | ||
59 | config MMU | |
60 | def_bool y | |
61 | ||
ce816fa8 | 62 | config NO_IOPORT_MAP |
cfdbc2e1 VG |
63 | def_bool y |
64 | ||
65 | config GENERIC_CALIBRATE_DELAY | |
66 | def_bool y | |
67 | ||
68 | config GENERIC_HWEIGHT | |
69 | def_bool y | |
70 | ||
44c8bb91 VG |
71 | config STACKTRACE_SUPPORT |
72 | def_bool y | |
73 | select STACKTRACE | |
74 | ||
cfdbc2e1 VG |
75 | config HAVE_LATENCYTOP_SUPPORT |
76 | def_bool y | |
77 | ||
cfdbc2e1 VG |
78 | source "init/Kconfig" |
79 | source "kernel/Kconfig.freezer" | |
80 | ||
81 | menu "ARC Architecture Configuration" | |
82 | ||
93ad700d | 83 | menu "ARC Platform/SoC/Board" |
cfdbc2e1 | 84 | |
fd155792 | 85 | source "arch/arc/plat-sim/Kconfig" |
072eb693 | 86 | source "arch/arc/plat-tb10x/Kconfig" |
556cc1c5 | 87 | source "arch/arc/plat-axs10x/Kconfig" |
cfdbc2e1 | 88 | #New platform adds here |
93ad700d | 89 | |
53d98958 | 90 | endmenu |
cfdbc2e1 | 91 | |
1f6ccfff VG |
92 | choice |
93 | prompt "ARC Instruction Set" | |
94 | default ISA_ARCOMPACT | |
95 | ||
96 | config ISA_ARCOMPACT | |
97 | bool "ARCompact ISA" | |
98 | help | |
99 | The original ARC ISA of ARC600/700 cores | |
100 | ||
65bfbcdf VG |
101 | config ISA_ARCV2 |
102 | bool "ARC ISA v2" | |
103 | help | |
104 | ISA for the Next Generation ARC-HS cores | |
1f6ccfff VG |
105 | |
106 | endchoice | |
107 | ||
cfdbc2e1 VG |
108 | menu "ARC CPU Configuration" |
109 | ||
110 | choice | |
111 | prompt "ARC Core" | |
1f6ccfff VG |
112 | default ARC_CPU_770 if ISA_ARCOMPACT |
113 | default ARC_CPU_HS if ISA_ARCV2 | |
114 | ||
115 | if ISA_ARCOMPACT | |
cfdbc2e1 VG |
116 | |
117 | config ARC_CPU_750D | |
118 | bool "ARC750D" | |
14a0abfc | 119 | select ARC_CANT_LLSC |
cfdbc2e1 VG |
120 | help |
121 | Support for ARC750 core | |
122 | ||
123 | config ARC_CPU_770 | |
124 | bool "ARC770" | |
742f8af6 | 125 | select ARC_HAS_SWAPE |
cfdbc2e1 VG |
126 | help |
127 | Support for ARC770 core introduced with Rel 4.10 (Summer 2011) | |
128 | This core has a bunch of cool new features: | |
129 | -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4) | |
130 | Shared Address Spaces (for sharing TLB entires in MMU) | |
131 | -Caches: New Prog Model, Region Flush | |
132 | -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr | |
133 | ||
1f6ccfff VG |
134 | endif #ISA_ARCOMPACT |
135 | ||
136 | config ARC_CPU_HS | |
137 | bool "ARC-HS" | |
138 | depends on ISA_ARCV2 | |
139 | help | |
140 | Support for ARC HS38x Cores based on ARCv2 ISA | |
141 | The notable features are: | |
142 | - SMP configurations of upto 4 core with coherency | |
143 | - Optional L2 Cache and IO-Coherency | |
144 | - Revised Interrupt Architecture (multiple priorites, reg banks, | |
145 | auto stack switch, auto regfile save/restore) | |
146 | - MMUv4 (PIPT dcache, Huge Pages) | |
147 | - Instructions for | |
148 | * 64bit load/store: LDD, STD | |
149 | * Hardware assisted divide/remainder: DIV, REM | |
150 | * Function prologue/epilogue: ENTER_S, LEAVE_S | |
151 | * IRQ enable/disable: CLRI, SETI | |
152 | * pop count: FFS, FLS | |
153 | * SETcc, BMSKN, XBFU... | |
154 | ||
cfdbc2e1 VG |
155 | endchoice |
156 | ||
157 | config CPU_BIG_ENDIAN | |
158 | bool "Enable Big Endian Mode" | |
159 | default n | |
160 | help | |
161 | Build kernel for Big Endian Mode of ARC CPU | |
162 | ||
41195d23 | 163 | config SMP |
82fea5a1 | 164 | bool "Symmetric Multi-Processing" |
41195d23 | 165 | default n |
82fea5a1 VG |
166 | select ARC_HAS_COH_CACHES if ISA_ARCV2 |
167 | select ARC_MCIP if ISA_ARCV2 | |
41195d23 | 168 | help |
82fea5a1 | 169 | This enables support for systems with more than one CPU. |
41195d23 VG |
170 | |
171 | if SMP | |
172 | ||
173 | config ARC_HAS_COH_CACHES | |
174 | def_bool n | |
175 | ||
41195d23 VG |
176 | config ARC_HAS_REENTRANT_IRQ_LV2 |
177 | def_bool n | |
178 | ||
82fea5a1 VG |
179 | config ARC_MCIP |
180 | bool "ARConnect Multicore IP (MCIP) Support " | |
181 | depends on ISA_ARCV2 | |
182 | help | |
183 | This IP block enables SMP in ARC-HS38 cores. | |
184 | It provides for cross-core interrupts, multi-core debug | |
185 | hardware semaphores, shared memory,.... | |
41195d23 VG |
186 | |
187 | config NR_CPUS | |
3aa4f80e NC |
188 | int "Maximum number of CPUs (2-4096)" |
189 | range 2 4096 | |
82fea5a1 VG |
190 | default "4" |
191 | ||
192 | endif #SMP | |
41195d23 | 193 | |
cfdbc2e1 VG |
194 | menuconfig ARC_CACHE |
195 | bool "Enable Cache Support" | |
196 | default y | |
41195d23 VG |
197 | # if SMP, cache enabled ONLY if ARC implementation has cache coherency |
198 | depends on !SMP || ARC_HAS_COH_CACHES | |
cfdbc2e1 VG |
199 | |
200 | if ARC_CACHE | |
201 | ||
202 | config ARC_CACHE_LINE_SHIFT | |
203 | int "Cache Line Length (as power of 2)" | |
204 | range 5 7 | |
205 | default "6" | |
206 | help | |
207 | Starting with ARC700 4.9, Cache line length is configurable, | |
208 | This option specifies "N", with Line-len = 2 power N | |
209 | So line lengths of 32, 64, 128 are specified by 5,6,7, respectively | |
210 | Linux only supports same line lengths for I and D caches. | |
211 | ||
212 | config ARC_HAS_ICACHE | |
213 | bool "Use Instruction Cache" | |
214 | default y | |
215 | ||
216 | config ARC_HAS_DCACHE | |
217 | bool "Use Data Cache" | |
218 | default y | |
219 | ||
220 | config ARC_CACHE_PAGES | |
221 | bool "Per Page Cache Control" | |
222 | default y | |
223 | depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE | |
224 | help | |
225 | This can be used to over-ride the global I/D Cache Enable on a | |
226 | per-page basis (but only for pages accessed via MMU such as | |
227 | Kernel Virtual address or User Virtual Address) | |
228 | TLB entries have a per-page Cache Enable Bit. | |
229 | Note that Global I/D ENABLE + Per Page DISABLE works but corollary | |
230 | Global DISABLE + Per Page ENABLE won't work | |
231 | ||
4102b533 VG |
232 | config ARC_CACHE_VIPT_ALIASING |
233 | bool "Support VIPT Aliasing D$" | |
d1f317d8 | 234 | depends on ARC_HAS_DCACHE && ISA_ARCOMPACT |
4102b533 VG |
235 | default n |
236 | ||
cfdbc2e1 VG |
237 | endif #ARC_CACHE |
238 | ||
8b5850f8 VG |
239 | config ARC_HAS_ICCM |
240 | bool "Use ICCM" | |
241 | help | |
242 | Single Cycle RAMS to store Fast Path Code | |
243 | default n | |
244 | ||
245 | config ARC_ICCM_SZ | |
246 | int "ICCM Size in KB" | |
247 | default "64" | |
248 | depends on ARC_HAS_ICCM | |
249 | ||
250 | config ARC_HAS_DCCM | |
251 | bool "Use DCCM" | |
252 | help | |
253 | Single Cycle RAMS to store Fast Path Data | |
254 | default n | |
255 | ||
256 | config ARC_DCCM_SZ | |
257 | int "DCCM Size in KB" | |
258 | default "64" | |
259 | depends on ARC_HAS_DCCM | |
260 | ||
261 | config ARC_DCCM_BASE | |
262 | hex "DCCM map address" | |
263 | default "0xA0000000" | |
264 | depends on ARC_HAS_DCCM | |
265 | ||
cfdbc2e1 VG |
266 | config ARC_HAS_HW_MPY |
267 | bool "Use Hardware Multiplier (Normal or Faster XMAC)" | |
268 | default y | |
269 | help | |
270 | Influences how gcc generates code for MPY operations. | |
271 | If enabled, MPYxx insns are generated, provided by Standard/XMAC | |
272 | Multipler. Otherwise software multipy lib is used | |
273 | ||
274 | choice | |
1f6ccfff | 275 | prompt "MMU Version" |
cfdbc2e1 VG |
276 | default ARC_MMU_V3 if ARC_CPU_770 |
277 | default ARC_MMU_V2 if ARC_CPU_750D | |
d7a512bf | 278 | default ARC_MMU_V4 if ARC_CPU_HS |
cfdbc2e1 VG |
279 | |
280 | config ARC_MMU_V1 | |
281 | bool "MMU v1" | |
282 | help | |
283 | Orig ARC700 MMU | |
284 | ||
285 | config ARC_MMU_V2 | |
286 | bool "MMU v2" | |
287 | help | |
288 | Fixed the deficiency of v1 - possible thrashing in memcpy sceanrio | |
289 | when 2 D-TLB and 1 I-TLB entries index into same 2way set. | |
290 | ||
291 | config ARC_MMU_V3 | |
292 | bool "MMU v3" | |
293 | depends on ARC_CPU_770 | |
294 | help | |
295 | Introduced with ARC700 4.10: New Features | |
296 | Variable Page size (1k-16k), var JTLB size 128 x (2 or 4) | |
297 | Shared Address Spaces (SASID) | |
298 | ||
d7a512bf VG |
299 | config ARC_MMU_V4 |
300 | bool "MMU v4" | |
301 | depends on ISA_ARCV2 | |
302 | ||
cfdbc2e1 VG |
303 | endchoice |
304 | ||
305 | ||
306 | choice | |
307 | prompt "MMU Page Size" | |
308 | default ARC_PAGE_SIZE_8K | |
309 | ||
310 | config ARC_PAGE_SIZE_8K | |
311 | bool "8KB" | |
312 | help | |
313 | Choose between 8k vs 16k | |
314 | ||
315 | config ARC_PAGE_SIZE_16K | |
316 | bool "16KB" | |
450ed0db | 317 | depends on ARC_MMU_V3 || ARC_MMU_V4 |
cfdbc2e1 VG |
318 | |
319 | config ARC_PAGE_SIZE_4K | |
320 | bool "4KB" | |
450ed0db | 321 | depends on ARC_MMU_V3 || ARC_MMU_V4 |
cfdbc2e1 VG |
322 | |
323 | endchoice | |
324 | ||
1f6ccfff VG |
325 | if ISA_ARCOMPACT |
326 | ||
4788a594 VG |
327 | config ARC_COMPACT_IRQ_LEVELS |
328 | bool "ARCompact IRQ Priorities: High(2)/Low(1)" | |
329 | default n | |
330 | # Timer HAS to be high priority, for any other high priority config | |
331 | select ARC_IRQ3_LV2 | |
41195d23 VG |
332 | # if SMP, LV2 enabled ONLY if ARC implementation has LV2 re-entrancy |
333 | depends on !SMP || ARC_HAS_REENTRANT_IRQ_LV2 | |
4788a594 VG |
334 | |
335 | if ARC_COMPACT_IRQ_LEVELS | |
336 | ||
337 | config ARC_IRQ3_LV2 | |
338 | bool | |
339 | ||
340 | config ARC_IRQ5_LV2 | |
341 | bool | |
342 | ||
343 | config ARC_IRQ6_LV2 | |
344 | bool | |
345 | ||
1f6ccfff | 346 | endif #ARC_COMPACT_IRQ_LEVELS |
4788a594 | 347 | |
cfdbc2e1 VG |
348 | config ARC_FPU_SAVE_RESTORE |
349 | bool "Enable FPU state persistence across context switch" | |
350 | default n | |
351 | help | |
352 | Double Precision Floating Point unit had dedictaed regs which | |
353 | need to be saved/restored across context-switch. | |
354 | Note that ARC FPU is overly simplistic, unlike say x86, which has | |
355 | hardware pieces to allow software to conditionally save/restore, | |
356 | based on actual usage of FPU by a task. Thus our implemn does | |
357 | this for all tasks in system. | |
358 | ||
1f6ccfff VG |
359 | endif #ISA_ARCOMPACT |
360 | ||
fbf8e13d VG |
361 | config ARC_CANT_LLSC |
362 | def_bool n | |
363 | ||
cfdbc2e1 VG |
364 | config ARC_HAS_LLSC |
365 | bool "Insn: LLOCK/SCOND (efficient atomic ops)" | |
366 | default y | |
14a0abfc | 367 | depends on !ARC_CANT_LLSC |
cfdbc2e1 | 368 | |
e78fdfef VG |
369 | config ARC_STAR_9000923308 |
370 | bool "Workaround for llock/scond livelock" | |
371 | default y | |
372 | depends on ISA_ARCV2 && SMP && ARC_HAS_LLSC | |
373 | ||
cfdbc2e1 VG |
374 | config ARC_HAS_SWAPE |
375 | bool "Insn: SWAPE (endian-swap)" | |
376 | default y | |
cfdbc2e1 | 377 | |
1f6ccfff VG |
378 | if ISA_ARCV2 |
379 | ||
380 | config ARC_HAS_LL64 | |
381 | bool "Insn: 64bit LDD/STD" | |
382 | help | |
383 | Enable gcc to generate 64-bit load/store instructions | |
384 | ISA mandates even/odd registers to allow encoding of two | |
385 | dest operands with 2 possible source operands. | |
386 | default y | |
387 | ||
d05a76ab AB |
388 | config ARC_HAS_DIV_REM |
389 | bool "Insn: div, divu, rem, remu" | |
390 | default y | |
391 | ||
aa93e8ef VG |
392 | config ARC_HAS_RTC |
393 | bool "Local 64-bit r/o cycle counter" | |
394 | default n | |
395 | depends on !SMP | |
396 | ||
72d72880 VG |
397 | config ARC_HAS_GRTC |
398 | bool "SMP synchronized 64-bit cycle counter" | |
399 | default y | |
400 | depends on SMP | |
401 | ||
1f6ccfff VG |
402 | config ARC_NUMBER_OF_INTERRUPTS |
403 | int "Number of interrupts" | |
404 | range 8 240 | |
405 | default 32 | |
406 | help | |
407 | This defines the number of interrupts on the ARCv2HS core. | |
408 | It affects the size of vector table. | |
409 | The initial 8 IRQs are fixed (Timer, ICI etc) and although configurable | |
410 | in hardware, it keep things simple for Linux to assume they are always | |
411 | present. | |
412 | ||
413 | endif # ISA_ARCV2 | |
414 | ||
cfdbc2e1 VG |
415 | endmenu # "ARC CPU Configuration" |
416 | ||
cfdbc2e1 VG |
417 | config LINUX_LINK_BASE |
418 | hex "Linux Link Address" | |
419 | default "0x80000000" | |
420 | help | |
421 | ARC700 divides the 32 bit phy address space into two equal halves | |
422 | -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU | |
423 | -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel | |
424 | Typically Linux kernel is linked at the start of untransalted addr, | |
425 | hence the default value of 0x8zs. | |
426 | However some customers have peripherals mapped at this addr, so | |
427 | Linux needs to be scooted a bit. | |
428 | If you don't know what the above means, leave this setting alone. | |
429 | ||
080c3747 VG |
430 | config ARC_CURR_IN_REG |
431 | bool "Dedicate Register r25 for current_task pointer" | |
432 | default y | |
433 | help | |
434 | This reserved Register R25 to point to Current Task in | |
435 | kernel mode. This saves memory access for each such access | |
436 | ||
2e651ea1 | 437 | |
1736a56f | 438 | config ARC_EMUL_UNALIGNED |
2e651ea1 | 439 | bool "Emulate unaligned memory access (userspace only)" |
1f6ccfff | 440 | default N |
2e651ea1 VG |
441 | select SYSCTL_ARCH_UNALIGN_NO_WARN |
442 | select SYSCTL_ARCH_UNALIGN_ALLOW | |
1f6ccfff | 443 | depends on ISA_ARCOMPACT |
2e651ea1 VG |
444 | help |
445 | This enables misaligned 16 & 32 bit memory access from user space. | |
446 | Use ONLY-IF-ABS-NECESSARY as it will be very slow and also can hide | |
447 | potential bugs in code | |
448 | ||
cfdbc2e1 VG |
449 | config HZ |
450 | int "Timer Frequency" | |
451 | default 100 | |
452 | ||
cbe056f7 VG |
453 | config ARC_METAWARE_HLINK |
454 | bool "Support for Metaware debugger assisted Host access" | |
455 | default n | |
456 | help | |
457 | This options allows a Linux userland apps to directly access | |
458 | host file system (open/creat/read/write etc) with help from | |
459 | Metaware Debugger. This can come in handy for Linux-host communication | |
460 | when there is no real usable peripheral such as EMAC. | |
461 | ||
cfdbc2e1 VG |
462 | menuconfig ARC_DBG |
463 | bool "ARC debugging" | |
464 | default y | |
465 | ||
aa6083ed VG |
466 | if ARC_DBG |
467 | ||
854a0d95 VG |
468 | config ARC_DW2_UNWIND |
469 | bool "Enable DWARF specific kernel stack unwind" | |
854a0d95 VG |
470 | default y |
471 | select KALLSYMS | |
472 | help | |
473 | Compiles the kernel with DWARF unwind information and can be used | |
474 | to get stack backtraces. | |
475 | ||
476 | If you say Y here the resulting kernel image will be slightly larger | |
477 | but not slower, and it will give very useful debugging information. | |
478 | If you don't debug the kernel, you can say N, but we may not be able | |
479 | to solve problems without frame unwind information | |
480 | ||
cfdbc2e1 VG |
481 | config ARC_DBG_TLB_PARANOIA |
482 | bool "Paranoia Checks in Low Level TLB Handlers" | |
cfdbc2e1 VG |
483 | default n |
484 | ||
485 | config ARC_DBG_TLB_MISS_COUNT | |
486 | bool "Profile TLB Misses" | |
487 | default n | |
488 | select DEBUG_FS | |
cfdbc2e1 VG |
489 | help |
490 | Counts number of I and D TLB Misses and exports them via Debugfs | |
491 | The counters can be cleared via Debugfs as well | |
492 | ||
aa6083ed VG |
493 | if SMP |
494 | ||
495 | config ARC_IPI_DBG | |
496 | bool "Debug Inter Core interrupts" | |
497 | default n | |
498 | ||
499 | endif | |
500 | ||
501 | endif | |
502 | ||
036b2c56 VG |
503 | config ARC_UBOOT_SUPPORT |
504 | bool "Support uboot arg Handling" | |
505 | default n | |
506 | help | |
507 | ARC Linux by default checks for uboot provided args as pointers to | |
508 | external cmdline or DTB. This however breaks in absence of uboot, | |
509 | when booting from Metaware debugger directly, as the registers are | |
510 | not zeroed out on reset by mdb and/or ARCv2 based cores. The bogus | |
511 | registers look like uboot args to kernel which then chokes. | |
512 | So only enable the uboot arg checking/processing if users are sure | |
513 | of uboot being in play. | |
514 | ||
999159a5 VG |
515 | config ARC_BUILTIN_DTB_NAME |
516 | string "Built in DTB" | |
517 | help | |
518 | Set the name of the DTB to embed in the vmlinux binary | |
519 | Leaving it blank selects the minimal "skeleton" dtb | |
520 | ||
cfdbc2e1 VG |
521 | source "kernel/Kconfig.preempt" |
522 | ||
5628832f VG |
523 | menu "Executable file formats" |
524 | source "fs/Kconfig.binfmt" | |
525 | endmenu | |
526 | ||
cfdbc2e1 VG |
527 | endmenu # "ARC Architecture Configuration" |
528 | ||
529 | source "mm/Kconfig" | |
530 | source "net/Kconfig" | |
531 | source "drivers/Kconfig" | |
532 | source "fs/Kconfig" | |
533 | source "arch/arc/Kconfig.debug" | |
534 | source "security/Kconfig" | |
535 | source "crypto/Kconfig" | |
536 | source "lib/Kconfig" | |
996bad6c | 537 | source "kernel/power/Kconfig" |