Commit | Line | Data |
---|---|---|
cfdbc2e1 VG |
1 | # |
2 | # Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com) | |
3 | # | |
4 | # This program is free software; you can redistribute it and/or modify | |
5 | # it under the terms of the GNU General Public License version 2 as | |
6 | # published by the Free Software Foundation. | |
7 | # | |
8 | ||
9 | config ARC | |
10 | def_bool y | |
11 | select ARCH_NO_VIRT_TO_BUS | |
4adeefe1 | 12 | select CLONE_BACKWARDS |
cfdbc2e1 VG |
13 | # ARC Busybox based initramfs absolutely relies on DEVTMPFS for /dev |
14 | select DEVTMPFS if !INITRAMFS_SOURCE="" | |
15 | select GENERIC_ATOMIC64 | |
16 | select GENERIC_CLOCKEVENTS | |
17 | select GENERIC_FIND_FIRST_BIT | |
18 | # for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP | |
19 | select GENERIC_IRQ_SHOW | |
bf90e1ea VG |
20 | select GENERIC_KERNEL_EXECVE |
21 | select GENERIC_KERNEL_THREAD | |
cfdbc2e1 | 22 | select GENERIC_PENDING_IRQ if SMP |
c3581039 | 23 | select GENERIC_SIGALTSTACK |
cfdbc2e1 | 24 | select GENERIC_SMP_IDLE_THREAD |
f46121bd | 25 | select HAVE_ARCH_KGDB |
547f1125 | 26 | select HAVE_ARCH_TRACEHOOK |
cfdbc2e1 | 27 | select HAVE_GENERIC_HARDIRQS |
4368902b | 28 | select HAVE_IOREMAP_PROT |
9c57564e | 29 | select HAVE_IRQ_WORK |
4d86dfbb VG |
30 | select HAVE_KPROBES |
31 | select HAVE_KRETPROBES | |
c121c506 | 32 | select HAVE_MEMBLOCK |
854a0d95 | 33 | select HAVE_MOD_ARCH_SPECIFIC if ARC_DW2_UNWIND |
769bc1fd | 34 | select HAVE_OPROFILE |
9c57564e | 35 | select HAVE_PERF_EVENTS |
999159a5 | 36 | select IRQ_DOMAIN |
cfdbc2e1 | 37 | select MODULES_USE_ELF_RELA |
c121c506 | 38 | select NO_BOOTMEM |
999159a5 VG |
39 | select OF |
40 | select OF_EARLY_FLATTREE | |
9c57564e | 41 | select PERF_USE_VMALLOC |
cfdbc2e1 VG |
42 | |
43 | config SCHED_OMIT_FRAME_POINTER | |
44 | def_bool y | |
45 | ||
46 | config GENERIC_CSUM | |
47 | def_bool y | |
48 | ||
49 | config RWSEM_GENERIC_SPINLOCK | |
50 | def_bool y | |
51 | ||
52 | config ARCH_FLATMEM_ENABLE | |
53 | def_bool y | |
54 | ||
55 | config MMU | |
56 | def_bool y | |
57 | ||
58 | config NO_IOPORT | |
59 | def_bool y | |
60 | ||
61 | config GENERIC_CALIBRATE_DELAY | |
62 | def_bool y | |
63 | ||
64 | config GENERIC_HWEIGHT | |
65 | def_bool y | |
66 | ||
67 | config BINFMT_ELF | |
68 | def_bool y | |
69 | ||
44c8bb91 VG |
70 | config STACKTRACE_SUPPORT |
71 | def_bool y | |
72 | select STACKTRACE | |
73 | ||
cfdbc2e1 VG |
74 | config HAVE_LATENCYTOP_SUPPORT |
75 | def_bool y | |
76 | ||
77 | config NO_DMA | |
78 | def_bool n | |
79 | ||
80 | source "init/Kconfig" | |
81 | source "kernel/Kconfig.freezer" | |
82 | ||
83 | menu "ARC Architecture Configuration" | |
84 | ||
93ad700d | 85 | menu "ARC Platform/SoC/Board" |
cfdbc2e1 | 86 | |
93ad700d | 87 | source "arch/arc/plat-arcfpga/Kconfig" |
cfdbc2e1 | 88 | #New platform adds here |
93ad700d | 89 | |
53d98958 | 90 | endmenu |
cfdbc2e1 VG |
91 | |
92 | menu "ARC CPU Configuration" | |
93 | ||
94 | choice | |
95 | prompt "ARC Core" | |
96 | default ARC_CPU_770 | |
97 | ||
98 | config ARC_CPU_750D | |
99 | bool "ARC750D" | |
100 | help | |
101 | Support for ARC750 core | |
102 | ||
103 | config ARC_CPU_770 | |
104 | bool "ARC770" | |
105 | select ARC_CPU_REL_4_10 | |
106 | help | |
107 | Support for ARC770 core introduced with Rel 4.10 (Summer 2011) | |
108 | This core has a bunch of cool new features: | |
109 | -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4) | |
110 | Shared Address Spaces (for sharing TLB entires in MMU) | |
111 | -Caches: New Prog Model, Region Flush | |
112 | -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr | |
113 | ||
114 | endchoice | |
115 | ||
116 | config CPU_BIG_ENDIAN | |
117 | bool "Enable Big Endian Mode" | |
118 | default n | |
119 | help | |
120 | Build kernel for Big Endian Mode of ARC CPU | |
121 | ||
41195d23 VG |
122 | config SMP |
123 | bool "Symmetric Multi-Processing (Incomplete)" | |
124 | default n | |
125 | select USE_GENERIC_SMP_HELPERS | |
126 | help | |
127 | This enables support for systems with more than one CPU. If you have | |
128 | a system with only one CPU, like most personal computers, say N. If | |
129 | you have a system with more than one CPU, say Y. | |
130 | ||
131 | if SMP | |
132 | ||
133 | config ARC_HAS_COH_CACHES | |
134 | def_bool n | |
135 | ||
136 | config ARC_HAS_COH_LLSC | |
137 | def_bool n | |
138 | ||
139 | config ARC_HAS_COH_RTSC | |
140 | def_bool n | |
141 | ||
142 | config ARC_HAS_REENTRANT_IRQ_LV2 | |
143 | def_bool n | |
144 | ||
145 | endif | |
146 | ||
147 | config NR_CPUS | |
148 | int "Maximum number of CPUs (2-32)" | |
149 | range 2 32 | |
150 | depends on SMP | |
151 | default "2" | |
152 | ||
cfdbc2e1 VG |
153 | menuconfig ARC_CACHE |
154 | bool "Enable Cache Support" | |
155 | default y | |
41195d23 VG |
156 | # if SMP, cache enabled ONLY if ARC implementation has cache coherency |
157 | depends on !SMP || ARC_HAS_COH_CACHES | |
cfdbc2e1 VG |
158 | |
159 | if ARC_CACHE | |
160 | ||
161 | config ARC_CACHE_LINE_SHIFT | |
162 | int "Cache Line Length (as power of 2)" | |
163 | range 5 7 | |
164 | default "6" | |
165 | help | |
166 | Starting with ARC700 4.9, Cache line length is configurable, | |
167 | This option specifies "N", with Line-len = 2 power N | |
168 | So line lengths of 32, 64, 128 are specified by 5,6,7, respectively | |
169 | Linux only supports same line lengths for I and D caches. | |
170 | ||
171 | config ARC_HAS_ICACHE | |
172 | bool "Use Instruction Cache" | |
173 | default y | |
174 | ||
175 | config ARC_HAS_DCACHE | |
176 | bool "Use Data Cache" | |
177 | default y | |
178 | ||
179 | config ARC_CACHE_PAGES | |
180 | bool "Per Page Cache Control" | |
181 | default y | |
182 | depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE | |
183 | help | |
184 | This can be used to over-ride the global I/D Cache Enable on a | |
185 | per-page basis (but only for pages accessed via MMU such as | |
186 | Kernel Virtual address or User Virtual Address) | |
187 | TLB entries have a per-page Cache Enable Bit. | |
188 | Note that Global I/D ENABLE + Per Page DISABLE works but corollary | |
189 | Global DISABLE + Per Page ENABLE won't work | |
190 | ||
191 | endif #ARC_CACHE | |
192 | ||
8b5850f8 VG |
193 | config ARC_HAS_ICCM |
194 | bool "Use ICCM" | |
195 | help | |
196 | Single Cycle RAMS to store Fast Path Code | |
197 | default n | |
198 | ||
199 | config ARC_ICCM_SZ | |
200 | int "ICCM Size in KB" | |
201 | default "64" | |
202 | depends on ARC_HAS_ICCM | |
203 | ||
204 | config ARC_HAS_DCCM | |
205 | bool "Use DCCM" | |
206 | help | |
207 | Single Cycle RAMS to store Fast Path Data | |
208 | default n | |
209 | ||
210 | config ARC_DCCM_SZ | |
211 | int "DCCM Size in KB" | |
212 | default "64" | |
213 | depends on ARC_HAS_DCCM | |
214 | ||
215 | config ARC_DCCM_BASE | |
216 | hex "DCCM map address" | |
217 | default "0xA0000000" | |
218 | depends on ARC_HAS_DCCM | |
219 | ||
cfdbc2e1 VG |
220 | config ARC_HAS_HW_MPY |
221 | bool "Use Hardware Multiplier (Normal or Faster XMAC)" | |
222 | default y | |
223 | help | |
224 | Influences how gcc generates code for MPY operations. | |
225 | If enabled, MPYxx insns are generated, provided by Standard/XMAC | |
226 | Multipler. Otherwise software multipy lib is used | |
227 | ||
228 | choice | |
229 | prompt "ARC700 MMU Version" | |
230 | default ARC_MMU_V3 if ARC_CPU_770 | |
231 | default ARC_MMU_V2 if ARC_CPU_750D | |
232 | ||
233 | config ARC_MMU_V1 | |
234 | bool "MMU v1" | |
235 | help | |
236 | Orig ARC700 MMU | |
237 | ||
238 | config ARC_MMU_V2 | |
239 | bool "MMU v2" | |
240 | help | |
241 | Fixed the deficiency of v1 - possible thrashing in memcpy sceanrio | |
242 | when 2 D-TLB and 1 I-TLB entries index into same 2way set. | |
243 | ||
244 | config ARC_MMU_V3 | |
245 | bool "MMU v3" | |
246 | depends on ARC_CPU_770 | |
247 | help | |
248 | Introduced with ARC700 4.10: New Features | |
249 | Variable Page size (1k-16k), var JTLB size 128 x (2 or 4) | |
250 | Shared Address Spaces (SASID) | |
251 | ||
252 | endchoice | |
253 | ||
254 | ||
255 | choice | |
256 | prompt "MMU Page Size" | |
257 | default ARC_PAGE_SIZE_8K | |
258 | ||
259 | config ARC_PAGE_SIZE_8K | |
260 | bool "8KB" | |
261 | help | |
262 | Choose between 8k vs 16k | |
263 | ||
264 | config ARC_PAGE_SIZE_16K | |
265 | bool "16KB" | |
266 | depends on ARC_MMU_V3 | |
267 | ||
268 | config ARC_PAGE_SIZE_4K | |
269 | bool "4KB" | |
270 | depends on ARC_MMU_V3 | |
271 | ||
272 | endchoice | |
273 | ||
4788a594 VG |
274 | config ARC_COMPACT_IRQ_LEVELS |
275 | bool "ARCompact IRQ Priorities: High(2)/Low(1)" | |
276 | default n | |
277 | # Timer HAS to be high priority, for any other high priority config | |
278 | select ARC_IRQ3_LV2 | |
41195d23 VG |
279 | # if SMP, LV2 enabled ONLY if ARC implementation has LV2 re-entrancy |
280 | depends on !SMP || ARC_HAS_REENTRANT_IRQ_LV2 | |
4788a594 VG |
281 | |
282 | if ARC_COMPACT_IRQ_LEVELS | |
283 | ||
284 | config ARC_IRQ3_LV2 | |
285 | bool | |
286 | ||
287 | config ARC_IRQ5_LV2 | |
288 | bool | |
289 | ||
290 | config ARC_IRQ6_LV2 | |
291 | bool | |
292 | ||
293 | endif | |
294 | ||
cfdbc2e1 VG |
295 | config ARC_FPU_SAVE_RESTORE |
296 | bool "Enable FPU state persistence across context switch" | |
297 | default n | |
298 | help | |
299 | Double Precision Floating Point unit had dedictaed regs which | |
300 | need to be saved/restored across context-switch. | |
301 | Note that ARC FPU is overly simplistic, unlike say x86, which has | |
302 | hardware pieces to allow software to conditionally save/restore, | |
303 | based on actual usage of FPU by a task. Thus our implemn does | |
304 | this for all tasks in system. | |
305 | ||
306 | menuconfig ARC_CPU_REL_4_10 | |
307 | bool "Enable support for Rel 4.10 features" | |
308 | default n | |
309 | help | |
310 | -ARC770 (and dependent features) enabled | |
311 | -ARC750 also shares some of the new features with 770 | |
312 | ||
313 | config ARC_HAS_LLSC | |
314 | bool "Insn: LLOCK/SCOND (efficient atomic ops)" | |
315 | default y | |
316 | depends on ARC_CPU_770 | |
317 | # if SMP, enable LLSC ONLY if ARC implementation has coherent atomics | |
318 | depends on !SMP || ARC_HAS_COH_LLSC | |
319 | ||
320 | config ARC_HAS_SWAPE | |
321 | bool "Insn: SWAPE (endian-swap)" | |
322 | default y | |
323 | depends on ARC_CPU_REL_4_10 | |
324 | ||
325 | config ARC_HAS_RTSC | |
326 | bool "Insn: RTSC (64-bit r/o cycle counter)" | |
327 | default y | |
328 | depends on ARC_CPU_REL_4_10 | |
41195d23 VG |
329 | # if SMP, enable RTSC only if counter is coherent across cores |
330 | depends on !SMP || ARC_HAS_COH_RTSC | |
cfdbc2e1 VG |
331 | |
332 | endmenu # "ARC CPU Configuration" | |
333 | ||
cfdbc2e1 VG |
334 | config LINUX_LINK_BASE |
335 | hex "Linux Link Address" | |
336 | default "0x80000000" | |
337 | help | |
338 | ARC700 divides the 32 bit phy address space into two equal halves | |
339 | -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU | |
340 | -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel | |
341 | Typically Linux kernel is linked at the start of untransalted addr, | |
342 | hence the default value of 0x8zs. | |
343 | However some customers have peripherals mapped at this addr, so | |
344 | Linux needs to be scooted a bit. | |
345 | If you don't know what the above means, leave this setting alone. | |
346 | ||
080c3747 VG |
347 | config ARC_CURR_IN_REG |
348 | bool "Dedicate Register r25 for current_task pointer" | |
349 | default y | |
350 | help | |
351 | This reserved Register R25 to point to Current Task in | |
352 | kernel mode. This saves memory access for each such access | |
353 | ||
2e651ea1 VG |
354 | |
355 | config ARC_MISALIGN_ACCESS | |
356 | bool "Emulate unaligned memory access (userspace only)" | |
357 | default N | |
358 | select SYSCTL_ARCH_UNALIGN_NO_WARN | |
359 | select SYSCTL_ARCH_UNALIGN_ALLOW | |
360 | help | |
361 | This enables misaligned 16 & 32 bit memory access from user space. | |
362 | Use ONLY-IF-ABS-NECESSARY as it will be very slow and also can hide | |
363 | potential bugs in code | |
364 | ||
cfdbc2e1 VG |
365 | config ARC_STACK_NONEXEC |
366 | bool "Make stack non-executable" | |
367 | default n | |
368 | help | |
369 | To disable the execute permissions of stack/heap of processes | |
370 | which are enabled by default. | |
371 | ||
372 | config HZ | |
373 | int "Timer Frequency" | |
374 | default 100 | |
375 | ||
cbe056f7 VG |
376 | config ARC_METAWARE_HLINK |
377 | bool "Support for Metaware debugger assisted Host access" | |
378 | default n | |
379 | help | |
380 | This options allows a Linux userland apps to directly access | |
381 | host file system (open/creat/read/write etc) with help from | |
382 | Metaware Debugger. This can come in handy for Linux-host communication | |
383 | when there is no real usable peripheral such as EMAC. | |
384 | ||
cfdbc2e1 VG |
385 | menuconfig ARC_DBG |
386 | bool "ARC debugging" | |
387 | default y | |
388 | ||
854a0d95 VG |
389 | config ARC_DW2_UNWIND |
390 | bool "Enable DWARF specific kernel stack unwind" | |
391 | depends on ARC_DBG | |
392 | default y | |
393 | select KALLSYMS | |
394 | help | |
395 | Compiles the kernel with DWARF unwind information and can be used | |
396 | to get stack backtraces. | |
397 | ||
398 | If you say Y here the resulting kernel image will be slightly larger | |
399 | but not slower, and it will give very useful debugging information. | |
400 | If you don't debug the kernel, you can say N, but we may not be able | |
401 | to solve problems without frame unwind information | |
402 | ||
cfdbc2e1 VG |
403 | config ARC_DBG_TLB_PARANOIA |
404 | bool "Paranoia Checks in Low Level TLB Handlers" | |
f46121bd | 405 | depends on ARC_DBG |
cfdbc2e1 VG |
406 | default n |
407 | ||
408 | config ARC_DBG_TLB_MISS_COUNT | |
409 | bool "Profile TLB Misses" | |
410 | default n | |
411 | select DEBUG_FS | |
412 | depends on ARC_DBG | |
413 | help | |
414 | Counts number of I and D TLB Misses and exports them via Debugfs | |
415 | The counters can be cleared via Debugfs as well | |
416 | ||
417 | config CMDLINE | |
418 | string "Kernel command line to built-in" | |
419 | default "print-fatal-signals=1" | |
420 | help | |
421 | The default command line which will be appended to the optional | |
422 | u-boot provided command line (see below) | |
423 | ||
424 | config CMDLINE_UBOOT | |
425 | bool "Support U-boot kernel command line passing" | |
426 | default n | |
427 | help | |
428 | If you are using U-boot (www.denx.de) and wish to pass the kernel | |
429 | command line from the U-boot environment to the Linux kernel then | |
430 | switch this option on. | |
431 | ARC U-boot will setup the cmdline in RAM/flash and set r2 to point | |
432 | to it. kernel startup code will copy the string into cmdline buffer | |
433 | and also append CONFIG_CMDLINE. | |
434 | ||
999159a5 VG |
435 | config ARC_BUILTIN_DTB_NAME |
436 | string "Built in DTB" | |
437 | help | |
438 | Set the name of the DTB to embed in the vmlinux binary | |
439 | Leaving it blank selects the minimal "skeleton" dtb | |
440 | ||
cfdbc2e1 VG |
441 | source "kernel/Kconfig.preempt" |
442 | ||
443 | endmenu # "ARC Architecture Configuration" | |
444 | ||
445 | source "mm/Kconfig" | |
446 | source "net/Kconfig" | |
447 | source "drivers/Kconfig" | |
448 | source "fs/Kconfig" | |
449 | source "arch/arc/Kconfig.debug" | |
450 | source "security/Kconfig" | |
451 | source "crypto/Kconfig" | |
452 | source "lib/Kconfig" |