Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | config ARM |
2 | bool | |
3 | default y | |
b1b3f49c RK |
4 | select ARCH_BINFMT_ELF_RANDOMIZE_PIE |
5 | select ARCH_HAS_ATOMIC64_DEC_IF_POSITIVE | |
7563bbf8 | 6 | select ARCH_HAVE_CUSTOM_GPIO_H |
b1b3f49c RK |
7 | select ARCH_WANT_IPC_PARSE_VERSION |
8 | select CPU_PM if (SUSPEND || CPU_IDLE) | |
9 | select DCACHE_WORD_ACCESS if (CPU_V6 || CPU_V6K || CPU_V7) && !CPU_BIG_ENDIAN | |
a41297a0 | 10 | select GENERIC_ATOMIC64 if (CPU_V6 || !CPU_32v6K || !AEABI) |
b1b3f49c RK |
11 | select GENERIC_CLOCKEVENTS_BROADCAST if SMP |
12 | select GENERIC_IRQ_PROBE | |
13 | select GENERIC_IRQ_SHOW | |
14 | select GENERIC_KERNEL_THREAD | |
15 | select GENERIC_PCI_IOMAP | |
16 | select GENERIC_SMP_IDLE_THREAD | |
17 | select GENERIC_STRNCPY_FROM_USER | |
18 | select GENERIC_STRNLEN_USER | |
19 | select HARDIRQS_SW_RESEND | |
20 | select HAVE_AOUT | |
09f05d85 | 21 | select HAVE_ARCH_JUMP_LABEL if !XIP_KERNEL |
5cbad0eb | 22 | select HAVE_ARCH_KGDB |
0693bf68 | 23 | select HAVE_ARCH_TRACEHOOK |
b1b3f49c RK |
24 | select HAVE_BPF_JIT |
25 | select HAVE_C_RECORDMCOUNT | |
26 | select HAVE_DEBUG_KMEMLEAK | |
27 | select HAVE_DMA_API_DEBUG | |
28 | select HAVE_DMA_ATTRS | |
29 | select HAVE_DMA_CONTIGUOUS if MMU | |
80be7a7f | 30 | select HAVE_DYNAMIC_FTRACE if (!XIP_KERNEL) |
b1b3f49c | 31 | select HAVE_FTRACE_MCOUNT_RECORD if (!XIP_KERNEL) |
0e341af8 | 32 | select HAVE_FUNCTION_GRAPH_TRACER if (!THUMB2_KERNEL) |
b1b3f49c | 33 | select HAVE_FUNCTION_TRACER if (!XIP_KERNEL) |
1fe53268 | 34 | select HAVE_GENERIC_DMA_COHERENT |
b1b3f49c RK |
35 | select HAVE_GENERIC_HARDIRQS |
36 | select HAVE_HW_BREAKPOINT if (PERF_EVENTS && (CPU_V6 || CPU_V6K || CPU_V7)) | |
37 | select HAVE_IDE if PCI || ISA || PCMCIA | |
38 | select HAVE_IRQ_WORK | |
e7db7b42 | 39 | select HAVE_KERNEL_GZIP |
6e8699f7 | 40 | select HAVE_KERNEL_LZMA |
b1b3f49c | 41 | select HAVE_KERNEL_LZO |
a7f464f3 | 42 | select HAVE_KERNEL_XZ |
b1b3f49c RK |
43 | select HAVE_KPROBES if !XIP_KERNEL |
44 | select HAVE_KRETPROBES if (HAVE_KPROBES) | |
45 | select HAVE_MEMBLOCK | |
46 | select HAVE_OPROFILE if (HAVE_PERF_EVENTS) | |
7ada189f | 47 | select HAVE_PERF_EVENTS |
e513f8bf | 48 | select HAVE_REGS_AND_STACK_ACCESS_API |
b1b3f49c | 49 | select HAVE_SYSCALL_TRACEPOINTS |
af1839eb | 50 | select HAVE_UID16 |
3d92a71a | 51 | select KTIME_SCALAR |
b1b3f49c RK |
52 | select PERF_USE_VMALLOC |
53 | select RTC_LIB | |
54 | select SYS_SUPPORTS_APM_EMULATION | |
1da177e4 LT |
55 | help |
56 | The ARM series is a line of low-power-consumption RISC chip designs | |
f6c8965a | 57 | licensed by ARM Ltd and targeted at embedded applications and |
1da177e4 | 58 | handhelds such as the Compaq IPAQ. ARM-based PCs are no longer |
f6c8965a | 59 | manufactured, but legacy ARM-based PC hardware remains popular in |
1da177e4 LT |
60 | Europe. There is an ARM Linux project with a web page at |
61 | <http://www.arm.linux.org.uk/>. | |
62 | ||
74facffe RK |
63 | config ARM_HAS_SG_CHAIN |
64 | bool | |
65 | ||
4ce63fcd MS |
66 | config NEED_SG_DMA_LENGTH |
67 | bool | |
68 | ||
69 | config ARM_DMA_USE_IOMMU | |
4ce63fcd | 70 | bool |
b1b3f49c RK |
71 | select ARM_HAS_SG_CHAIN |
72 | select NEED_SG_DMA_LENGTH | |
4ce63fcd | 73 | |
1a189b97 RK |
74 | config HAVE_PWM |
75 | bool | |
76 | ||
0b05da72 HUK |
77 | config MIGHT_HAVE_PCI |
78 | bool | |
79 | ||
75e7153a RB |
80 | config SYS_SUPPORTS_APM_EMULATION |
81 | bool | |
82 | ||
0a938b97 DB |
83 | config GENERIC_GPIO |
84 | bool | |
0a938b97 | 85 | |
bc581770 LW |
86 | config HAVE_TCM |
87 | bool | |
88 | select GENERIC_ALLOCATOR | |
89 | ||
e119bfff RK |
90 | config HAVE_PROC_CPU |
91 | bool | |
92 | ||
5ea81769 AV |
93 | config NO_IOPORT |
94 | bool | |
5ea81769 | 95 | |
1da177e4 LT |
96 | config EISA |
97 | bool | |
98 | ---help--- | |
99 | The Extended Industry Standard Architecture (EISA) bus was | |
100 | developed as an open alternative to the IBM MicroChannel bus. | |
101 | ||
102 | The EISA bus provided some of the features of the IBM MicroChannel | |
103 | bus while maintaining backward compatibility with cards made for | |
104 | the older ISA bus. The EISA bus saw limited use between 1988 and | |
105 | 1995 when it was made obsolete by the PCI bus. | |
106 | ||
107 | Say Y here if you are building a kernel for an EISA-based machine. | |
108 | ||
109 | Otherwise, say N. | |
110 | ||
111 | config SBUS | |
112 | bool | |
113 | ||
f16fb1ec RK |
114 | config STACKTRACE_SUPPORT |
115 | bool | |
116 | default y | |
117 | ||
f76e9154 NP |
118 | config HAVE_LATENCYTOP_SUPPORT |
119 | bool | |
120 | depends on !SMP | |
121 | default y | |
122 | ||
f16fb1ec RK |
123 | config LOCKDEP_SUPPORT |
124 | bool | |
125 | default y | |
126 | ||
7ad1bcb2 RK |
127 | config TRACE_IRQFLAGS_SUPPORT |
128 | bool | |
129 | default y | |
130 | ||
1da177e4 LT |
131 | config RWSEM_GENERIC_SPINLOCK |
132 | bool | |
133 | default y | |
134 | ||
135 | config RWSEM_XCHGADD_ALGORITHM | |
136 | bool | |
137 | ||
f0d1b0b3 DH |
138 | config ARCH_HAS_ILOG2_U32 |
139 | bool | |
f0d1b0b3 DH |
140 | |
141 | config ARCH_HAS_ILOG2_U64 | |
142 | bool | |
f0d1b0b3 | 143 | |
89c52ed4 BD |
144 | config ARCH_HAS_CPUFREQ |
145 | bool | |
146 | help | |
147 | Internal node to signify that the ARCH has CPUFREQ support | |
148 | and that the relevant menu configurations are displayed for | |
149 | it. | |
150 | ||
b89c3b16 AM |
151 | config GENERIC_HWEIGHT |
152 | bool | |
153 | default y | |
154 | ||
1da177e4 LT |
155 | config GENERIC_CALIBRATE_DELAY |
156 | bool | |
157 | default y | |
158 | ||
a08b6b79 Z |
159 | config ARCH_MAY_HAVE_PC_FDC |
160 | bool | |
161 | ||
5ac6da66 CL |
162 | config ZONE_DMA |
163 | bool | |
5ac6da66 | 164 | |
ccd7ab7f FT |
165 | config NEED_DMA_MAP_STATE |
166 | def_bool y | |
167 | ||
58af4a24 RH |
168 | config ARCH_HAS_DMA_SET_COHERENT_MASK |
169 | bool | |
170 | ||
1da177e4 LT |
171 | config GENERIC_ISA_DMA |
172 | bool | |
173 | ||
1da177e4 LT |
174 | config FIQ |
175 | bool | |
176 | ||
13a5045d RH |
177 | config NEED_RET_TO_USER |
178 | bool | |
179 | ||
034d2f5a AV |
180 | config ARCH_MTD_XIP |
181 | bool | |
182 | ||
c760fc19 HC |
183 | config VECTORS_BASE |
184 | hex | |
6afd6fae | 185 | default 0xffff0000 if MMU || CPU_HIGH_VECTOR |
c760fc19 HC |
186 | default DRAM_BASE if REMAP_VECTORS_TO_RAM |
187 | default 0x00000000 | |
188 | help | |
189 | The base address of exception vectors. | |
190 | ||
dc21af99 | 191 | config ARM_PATCH_PHYS_VIRT |
c1becedc RK |
192 | bool "Patch physical to virtual translations at runtime" if EMBEDDED |
193 | default y | |
b511d75d | 194 | depends on !XIP_KERNEL && MMU |
dc21af99 RK |
195 | depends on !ARCH_REALVIEW || !SPARSEMEM |
196 | help | |
111e9a5c RK |
197 | Patch phys-to-virt and virt-to-phys translation functions at |
198 | boot and module load time according to the position of the | |
199 | kernel in system memory. | |
dc21af99 | 200 | |
111e9a5c | 201 | This can only be used with non-XIP MMU kernels where the base |
daece596 | 202 | of physical memory is at a 16MB boundary. |
dc21af99 | 203 | |
c1becedc RK |
204 | Only disable this option if you know that you do not require |
205 | this feature (eg, building a kernel for a single machine) and | |
206 | you need to shrink the kernel to the minimal size. | |
dc21af99 | 207 | |
01464226 RH |
208 | config NEED_MACH_GPIO_H |
209 | bool | |
210 | help | |
211 | Select this when mach/gpio.h is required to provide special | |
212 | definitions for this platform. The need for mach/gpio.h should | |
213 | be avoided when possible. | |
214 | ||
c334bc15 RH |
215 | config NEED_MACH_IO_H |
216 | bool | |
217 | help | |
218 | Select this when mach/io.h is required to provide special | |
219 | definitions for this platform. The need for mach/io.h should | |
220 | be avoided when possible. | |
221 | ||
0cdc8b92 | 222 | config NEED_MACH_MEMORY_H |
1b9f95f8 NP |
223 | bool |
224 | help | |
0cdc8b92 NP |
225 | Select this when mach/memory.h is required to provide special |
226 | definitions for this platform. The need for mach/memory.h should | |
227 | be avoided when possible. | |
dc21af99 | 228 | |
1b9f95f8 | 229 | config PHYS_OFFSET |
974c0724 | 230 | hex "Physical address of main memory" if MMU |
0cdc8b92 | 231 | depends on !ARM_PATCH_PHYS_VIRT && !NEED_MACH_MEMORY_H |
974c0724 | 232 | default DRAM_BASE if !MMU |
111e9a5c | 233 | help |
1b9f95f8 NP |
234 | Please provide the physical address corresponding to the |
235 | location of main memory in your system. | |
cada3c08 | 236 | |
87e040b6 SG |
237 | config GENERIC_BUG |
238 | def_bool y | |
239 | depends on BUG | |
240 | ||
1da177e4 LT |
241 | source "init/Kconfig" |
242 | ||
dc52ddc0 MH |
243 | source "kernel/Kconfig.freezer" |
244 | ||
1da177e4 LT |
245 | menu "System Type" |
246 | ||
3c427975 HC |
247 | config MMU |
248 | bool "MMU-based Paged Memory Management Support" | |
249 | default y | |
250 | help | |
251 | Select if you want MMU-based virtualised addressing space | |
252 | support by paged memory management. If unsure, say 'Y'. | |
253 | ||
ccf50e23 RK |
254 | # |
255 | # The "ARM system type" choice list is ordered alphabetically by option | |
256 | # text. Please add new entries in the option alphabetic order. | |
257 | # | |
1da177e4 LT |
258 | choice |
259 | prompt "ARM system type" | |
387798b3 | 260 | default ARCH_MULTIPLATFORM |
1da177e4 | 261 | |
387798b3 RH |
262 | config ARCH_MULTIPLATFORM |
263 | bool "Allow multiple platforms to be selected" | |
b1b3f49c | 264 | depends on MMU |
387798b3 RH |
265 | select ARM_PATCH_PHYS_VIRT |
266 | select AUTO_ZRELADDR | |
66314223 | 267 | select COMMON_CLK |
387798b3 | 268 | select MULTI_IRQ_HANDLER |
66314223 DN |
269 | select SPARSE_IRQ |
270 | select USE_OF | |
66314223 | 271 | |
4af6fee1 DS |
272 | config ARCH_INTEGRATOR |
273 | bool "ARM Ltd. Integrator family" | |
89c52ed4 | 274 | select ARCH_HAS_CPUFREQ |
b1b3f49c | 275 | select ARM_AMBA |
a613163d | 276 | select COMMON_CLK |
f9a6aa43 | 277 | select COMMON_CLK_VERSATILE |
b1b3f49c | 278 | select GENERIC_CLOCKEVENTS |
9904f793 | 279 | select HAVE_TCM |
c5a0adb5 | 280 | select ICST |
b1b3f49c RK |
281 | select MULTI_IRQ_HANDLER |
282 | select NEED_MACH_MEMORY_H | |
f4b8b319 | 283 | select PLAT_VERSATILE |
c41b16f8 | 284 | select PLAT_VERSATILE_FPGA_IRQ |
695436e3 | 285 | select SPARSE_IRQ |
4af6fee1 DS |
286 | help |
287 | Support for ARM's Integrator platform. | |
288 | ||
289 | config ARCH_REALVIEW | |
290 | bool "ARM Ltd. RealView family" | |
b1b3f49c | 291 | select ARCH_WANT_OPTIONAL_GPIOLIB |
4af6fee1 | 292 | select ARM_AMBA |
b1b3f49c | 293 | select ARM_TIMER_SP804 |
f9a6aa43 LW |
294 | select COMMON_CLK |
295 | select COMMON_CLK_VERSATILE | |
ae30ceac | 296 | select GENERIC_CLOCKEVENTS |
b56ba8aa | 297 | select GPIO_PL061 if GPIOLIB |
b1b3f49c | 298 | select ICST |
0cdc8b92 | 299 | select NEED_MACH_MEMORY_H |
b1b3f49c RK |
300 | select PLAT_VERSATILE |
301 | select PLAT_VERSATILE_CLCD | |
4af6fee1 DS |
302 | help |
303 | This enables support for ARM Ltd RealView boards. | |
304 | ||
305 | config ARCH_VERSATILE | |
306 | bool "ARM Ltd. Versatile family" | |
b1b3f49c | 307 | select ARCH_WANT_OPTIONAL_GPIOLIB |
4af6fee1 | 308 | select ARM_AMBA |
b1b3f49c | 309 | select ARM_TIMER_SP804 |
4af6fee1 | 310 | select ARM_VIC |
6d803ba7 | 311 | select CLKDEV_LOOKUP |
b1b3f49c | 312 | select GENERIC_CLOCKEVENTS |
aa3831cf | 313 | select HAVE_MACH_CLKDEV |
c5a0adb5 | 314 | select ICST |
f4b8b319 | 315 | select PLAT_VERSATILE |
3414ba8c | 316 | select PLAT_VERSATILE_CLCD |
b1b3f49c | 317 | select PLAT_VERSATILE_CLOCK |
c41b16f8 | 318 | select PLAT_VERSATILE_FPGA_IRQ |
4af6fee1 DS |
319 | help |
320 | This enables support for ARM Ltd Versatile board. | |
321 | ||
8fc5ffa0 AV |
322 | config ARCH_AT91 |
323 | bool "Atmel AT91" | |
f373e8c0 | 324 | select ARCH_REQUIRE_GPIOLIB |
bd602995 | 325 | select CLKDEV_LOOKUP |
b1b3f49c | 326 | select HAVE_CLK |
e261501d | 327 | select IRQ_DOMAIN |
01464226 | 328 | select NEED_MACH_GPIO_H |
1ac02d79 | 329 | select NEED_MACH_IO_H if PCCARD |
4af6fee1 | 330 | help |
929e994f NF |
331 | This enables support for systems based on Atmel |
332 | AT91RM9200 and AT91SAM9* processors. | |
4af6fee1 | 333 | |
ec9653b8 SA |
334 | config ARCH_BCM2835 |
335 | bool "Broadcom BCM2835 family" | |
336 | select ARCH_WANT_OPTIONAL_GPIOLIB | |
337 | select ARM_AMBA | |
338 | select ARM_ERRATA_411920 | |
339 | select ARM_TIMER_SP804 | |
340 | select CLKDEV_LOOKUP | |
341 | select COMMON_CLK | |
342 | select CPU_V6 | |
343 | select GENERIC_CLOCKEVENTS | |
344 | select MULTI_IRQ_HANDLER | |
345 | select SPARSE_IRQ | |
346 | select USE_OF | |
347 | help | |
348 | This enables support for the Broadcom BCM2835 SoC. This SoC is | |
349 | use in the Raspberry Pi, and Roku 2 devices. | |
350 | ||
1da177e4 | 351 | config ARCH_CLPS711X |
0e2fce59 | 352 | bool "Cirrus Logic CLPS711x/EP721x/EP731x-based" |
5cfc8ee0 | 353 | select ARCH_USES_GETTIMEOFFSET |
61ae48c3 | 354 | select CLKDEV_LOOKUP |
b1b3f49c RK |
355 | select COMMON_CLK |
356 | select CPU_ARM720T | |
0cdc8b92 | 357 | select NEED_MACH_MEMORY_H |
f999b8bd | 358 | help |
0e2fce59 | 359 | Support for Cirrus Logic 711x/721x/731x based boards. |
1da177e4 | 360 | |
d94f944e AV |
361 | config ARCH_CNS3XXX |
362 | bool "Cavium Networks CNS3XXX family" | |
b1b3f49c | 363 | select ARM_GIC |
00d2711d | 364 | select CPU_V6K |
d94f944e | 365 | select GENERIC_CLOCKEVENTS |
ce5ea9f3 | 366 | select MIGHT_HAVE_CACHE_L2X0 |
0b05da72 | 367 | select MIGHT_HAVE_PCI |
5f32f7a0 | 368 | select PCI_DOMAINS if PCI |
d94f944e AV |
369 | help |
370 | Support for Cavium Networks CNS3XXX platform. | |
371 | ||
788c9700 RK |
372 | config ARCH_GEMINI |
373 | bool "Cortina Systems Gemini" | |
788c9700 | 374 | select ARCH_REQUIRE_GPIOLIB |
5cfc8ee0 | 375 | select ARCH_USES_GETTIMEOFFSET |
b1b3f49c | 376 | select CPU_FA526 |
788c9700 RK |
377 | help |
378 | Support for the Cortina Systems Gemini family SoCs | |
379 | ||
156a0997 BS |
380 | config ARCH_SIRF |
381 | bool "CSR SiRF" | |
f6387092 | 382 | select ARCH_REQUIRE_GPIOLIB |
198678b0 | 383 | select COMMON_CLK |
b1b3f49c | 384 | select GENERIC_CLOCKEVENTS |
3a6cb8ce | 385 | select GENERIC_IRQ_CHIP |
ce5ea9f3 | 386 | select MIGHT_HAVE_CACHE_L2X0 |
b1b3f49c | 387 | select NO_IOPORT |
cbd8d842 BS |
388 | select PINCTRL |
389 | select PINCTRL_SIRF | |
3a6cb8ce | 390 | select USE_OF |
3a6cb8ce | 391 | help |
156a0997 | 392 | Support for CSR SiRFprimaII/Marco/Polo platforms |
3a6cb8ce | 393 | |
1da177e4 LT |
394 | config ARCH_EBSA110 |
395 | bool "EBSA-110" | |
b1b3f49c | 396 | select ARCH_USES_GETTIMEOFFSET |
c750815e | 397 | select CPU_SA110 |
f7e68bbf | 398 | select ISA |
c334bc15 | 399 | select NEED_MACH_IO_H |
0cdc8b92 | 400 | select NEED_MACH_MEMORY_H |
b1b3f49c | 401 | select NO_IOPORT |
1da177e4 LT |
402 | help |
403 | This is an evaluation board for the StrongARM processor available | |
f6c8965a | 404 | from Digital. It has limited hardware on-board, including an |
1da177e4 LT |
405 | Ethernet interface, two PCMCIA sockets, two serial ports and a |
406 | parallel port. | |
407 | ||
e7736d47 LB |
408 | config ARCH_EP93XX |
409 | bool "EP93xx-based" | |
b1b3f49c RK |
410 | select ARCH_HAS_HOLES_MEMORYMODEL |
411 | select ARCH_REQUIRE_GPIOLIB | |
412 | select ARCH_USES_GETTIMEOFFSET | |
e7736d47 LB |
413 | select ARM_AMBA |
414 | select ARM_VIC | |
6d803ba7 | 415 | select CLKDEV_LOOKUP |
b1b3f49c | 416 | select CPU_ARM920T |
5725aeae | 417 | select NEED_MACH_MEMORY_H |
e7736d47 LB |
418 | help |
419 | This enables support for the Cirrus EP93xx series of CPUs. | |
420 | ||
1da177e4 LT |
421 | config ARCH_FOOTBRIDGE |
422 | bool "FootBridge" | |
c750815e | 423 | select CPU_SA110 |
1da177e4 | 424 | select FOOTBRIDGE |
4e8d7637 | 425 | select GENERIC_CLOCKEVENTS |
d0ee9f40 | 426 | select HAVE_IDE |
8ef6e620 | 427 | select NEED_MACH_IO_H if !MMU |
0cdc8b92 | 428 | select NEED_MACH_MEMORY_H |
f999b8bd MM |
429 | help |
430 | Support for systems based on the DC21285 companion chip | |
431 | ("FootBridge"), such as the Simtec CATS and the Rebel NetWinder. | |
1da177e4 | 432 | |
788c9700 RK |
433 | config ARCH_MXC |
434 | bool "Freescale MXC/iMX-based" | |
788c9700 | 435 | select ARCH_REQUIRE_GPIOLIB |
6d803ba7 | 436 | select CLKDEV_LOOKUP |
234b6ced | 437 | select CLKSRC_MMIO |
b1b3f49c | 438 | select GENERIC_CLOCKEVENTS |
8b6c44f1 | 439 | select GENERIC_IRQ_CHIP |
ffa2ea3f | 440 | select MULTI_IRQ_HANDLER |
8842a9e2 | 441 | select SPARSE_IRQ |
3e62af82 | 442 | select USE_OF |
788c9700 RK |
443 | help |
444 | Support for Freescale MXC/iMX-based family of processors | |
445 | ||
1d3f33d5 SG |
446 | config ARCH_MXS |
447 | bool "Freescale MXS-based" | |
1d3f33d5 | 448 | select ARCH_REQUIRE_GPIOLIB |
b9214b97 | 449 | select CLKDEV_LOOKUP |
5c61ddcf | 450 | select CLKSRC_MMIO |
2664681f | 451 | select COMMON_CLK |
b1b3f49c | 452 | select GENERIC_CLOCKEVENTS |
6abda3e1 | 453 | select HAVE_CLK_PREPARE |
4e0a1b8c | 454 | select MULTI_IRQ_HANDLER |
a0f5e363 | 455 | select PINCTRL |
c2668206 | 456 | select SPARSE_IRQ |
6c4d4efb | 457 | select USE_OF |
1d3f33d5 SG |
458 | help |
459 | Support for Freescale MXS-based family of processors | |
460 | ||
4af6fee1 DS |
461 | config ARCH_NETX |
462 | bool "Hilscher NetX based" | |
b1b3f49c | 463 | select ARM_VIC |
234b6ced | 464 | select CLKSRC_MMIO |
c750815e | 465 | select CPU_ARM926T |
2fcfe6b8 | 466 | select GENERIC_CLOCKEVENTS |
f999b8bd | 467 | help |
4af6fee1 DS |
468 | This enables support for systems based on the Hilscher NetX Soc |
469 | ||
470 | config ARCH_H720X | |
471 | bool "Hynix HMS720x-based" | |
b1b3f49c | 472 | select ARCH_USES_GETTIMEOFFSET |
c750815e | 473 | select CPU_ARM720T |
4af6fee1 DS |
474 | select ISA_DMA_API |
475 | help | |
476 | This enables support for systems based on the Hynix HMS720x | |
477 | ||
3b938be6 RK |
478 | config ARCH_IOP13XX |
479 | bool "IOP13xx-based" | |
480 | depends on MMU | |
3b938be6 | 481 | select ARCH_SUPPORTS_MSI |
b1b3f49c | 482 | select CPU_XSC3 |
0cdc8b92 | 483 | select NEED_MACH_MEMORY_H |
13a5045d | 484 | select NEED_RET_TO_USER |
b1b3f49c RK |
485 | select PCI |
486 | select PLAT_IOP | |
487 | select VMSPLIT_1G | |
3b938be6 RK |
488 | help |
489 | Support for Intel's IOP13XX (XScale) family of processors. | |
490 | ||
3f7e5815 LB |
491 | config ARCH_IOP32X |
492 | bool "IOP32x-based" | |
a4f7e763 | 493 | depends on MMU |
b1b3f49c | 494 | select ARCH_REQUIRE_GPIOLIB |
c750815e | 495 | select CPU_XSCALE |
01464226 | 496 | select NEED_MACH_GPIO_H |
13a5045d | 497 | select NEED_RET_TO_USER |
f7e68bbf | 498 | select PCI |
b1b3f49c | 499 | select PLAT_IOP |
f999b8bd | 500 | help |
3f7e5815 LB |
501 | Support for Intel's 80219 and IOP32X (XScale) family of |
502 | processors. | |
503 | ||
504 | config ARCH_IOP33X | |
505 | bool "IOP33x-based" | |
506 | depends on MMU | |
b1b3f49c | 507 | select ARCH_REQUIRE_GPIOLIB |
c750815e | 508 | select CPU_XSCALE |
01464226 | 509 | select NEED_MACH_GPIO_H |
13a5045d | 510 | select NEED_RET_TO_USER |
3f7e5815 | 511 | select PCI |
b1b3f49c | 512 | select PLAT_IOP |
3f7e5815 LB |
513 | help |
514 | Support for Intel's IOP33X (XScale) family of processors. | |
1da177e4 | 515 | |
3b938be6 RK |
516 | config ARCH_IXP4XX |
517 | bool "IXP4xx-based" | |
a4f7e763 | 518 | depends on MMU |
58af4a24 | 519 | select ARCH_HAS_DMA_SET_COHERENT_MASK |
b1b3f49c | 520 | select ARCH_REQUIRE_GPIOLIB |
234b6ced | 521 | select CLKSRC_MMIO |
c750815e | 522 | select CPU_XSCALE |
b1b3f49c | 523 | select DMABOUNCE if PCI |
3b938be6 | 524 | select GENERIC_CLOCKEVENTS |
0b05da72 | 525 | select MIGHT_HAVE_PCI |
c334bc15 | 526 | select NEED_MACH_IO_H |
c4713074 | 527 | help |
3b938be6 | 528 | Support for Intel's IXP4XX (XScale) family of processors. |
c4713074 | 529 | |
edabd38e SB |
530 | config ARCH_DOVE |
531 | bool "Marvell Dove" | |
edabd38e | 532 | select ARCH_REQUIRE_GPIOLIB |
b1b3f49c | 533 | select CPU_V7 |
edabd38e | 534 | select GENERIC_CLOCKEVENTS |
0f81bd43 | 535 | select MIGHT_HAVE_PCI |
abcda1dc | 536 | select PLAT_ORION_LEGACY |
0f81bd43 | 537 | select USB_ARCH_HAS_EHCI |
edabd38e SB |
538 | help |
539 | Support for the Marvell Dove SoC 88AP510 | |
540 | ||
651c74c7 SB |
541 | config ARCH_KIRKWOOD |
542 | bool "Marvell Kirkwood" | |
a8865655 | 543 | select ARCH_REQUIRE_GPIOLIB |
b1b3f49c | 544 | select CPU_FEROCEON |
651c74c7 | 545 | select GENERIC_CLOCKEVENTS |
b1b3f49c | 546 | select PCI |
abcda1dc | 547 | select PLAT_ORION_LEGACY |
651c74c7 SB |
548 | help |
549 | Support for the following Marvell Kirkwood series SoCs: | |
550 | 88F6180, 88F6192 and 88F6281. | |
551 | ||
40805949 KW |
552 | config ARCH_LPC32XX |
553 | bool "NXP LPC32XX" | |
40805949 | 554 | select ARCH_REQUIRE_GPIOLIB |
40805949 | 555 | select ARM_AMBA |
6d803ba7 | 556 | select CLKDEV_LOOKUP |
b1b3f49c RK |
557 | select CLKSRC_MMIO |
558 | select CPU_ARM926T | |
40805949 | 559 | select GENERIC_CLOCKEVENTS |
b1b3f49c | 560 | select HAVE_IDE |
c49a1830 | 561 | select HAVE_PWM |
b1b3f49c RK |
562 | select USB_ARCH_HAS_OHCI |
563 | select USE_OF | |
40805949 KW |
564 | help |
565 | Support for the NXP LPC32XX family of processors | |
566 | ||
794d15b2 SS |
567 | config ARCH_MV78XX0 |
568 | bool "Marvell MV78xx0" | |
a8865655 | 569 | select ARCH_REQUIRE_GPIOLIB |
b1b3f49c | 570 | select CPU_FEROCEON |
794d15b2 | 571 | select GENERIC_CLOCKEVENTS |
b1b3f49c | 572 | select PCI |
abcda1dc | 573 | select PLAT_ORION_LEGACY |
794d15b2 SS |
574 | help |
575 | Support for the following Marvell MV78xx0 series SoCs: | |
576 | MV781x0, MV782x0. | |
577 | ||
9dd0b194 | 578 | config ARCH_ORION5X |
585cf175 TP |
579 | bool "Marvell Orion" |
580 | depends on MMU | |
a8865655 | 581 | select ARCH_REQUIRE_GPIOLIB |
b1b3f49c | 582 | select CPU_FEROCEON |
51cbff1d | 583 | select GENERIC_CLOCKEVENTS |
b1b3f49c | 584 | select PCI |
abcda1dc | 585 | select PLAT_ORION_LEGACY |
585cf175 | 586 | help |
9dd0b194 | 587 | Support for the following Marvell Orion 5x series SoCs: |
d2b2a6bb | 588 | Orion-1 (5181), Orion-VoIP (5181L), Orion-NAS (5182), |
d323ade1 | 589 | Orion-2 (5281), Orion-1-90 (6183). |
585cf175 | 590 | |
788c9700 | 591 | config ARCH_MMP |
2f7e8fae | 592 | bool "Marvell PXA168/910/MMP2" |
788c9700 | 593 | depends on MMU |
788c9700 | 594 | select ARCH_REQUIRE_GPIOLIB |
6d803ba7 | 595 | select CLKDEV_LOOKUP |
b1b3f49c | 596 | select GENERIC_ALLOCATOR |
788c9700 | 597 | select GENERIC_CLOCKEVENTS |
157d2644 | 598 | select GPIO_PXA |
c24b3114 | 599 | select IRQ_DOMAIN |
b1b3f49c | 600 | select NEED_MACH_GPIO_H |
788c9700 | 601 | select PLAT_PXA |
0bd86961 | 602 | select SPARSE_IRQ |
788c9700 | 603 | help |
2f7e8fae | 604 | Support for Marvell's PXA168/PXA910(MMP) and MMP2 processor line. |
788c9700 RK |
605 | |
606 | config ARCH_KS8695 | |
607 | bool "Micrel/Kendin KS8695" | |
98830bc9 | 608 | select ARCH_REQUIRE_GPIOLIB |
c7e783d6 | 609 | select CLKSRC_MMIO |
b1b3f49c | 610 | select CPU_ARM922T |
c7e783d6 | 611 | select GENERIC_CLOCKEVENTS |
b1b3f49c | 612 | select NEED_MACH_MEMORY_H |
788c9700 RK |
613 | help |
614 | Support for Micrel/Kendin KS8695 "Centaur" (ARM922T) based | |
615 | System-on-Chip devices. | |
616 | ||
788c9700 RK |
617 | config ARCH_W90X900 |
618 | bool "Nuvoton W90X900 CPU" | |
c52d3d68 | 619 | select ARCH_REQUIRE_GPIOLIB |
6d803ba7 | 620 | select CLKDEV_LOOKUP |
6fa5d5f7 | 621 | select CLKSRC_MMIO |
b1b3f49c | 622 | select CPU_ARM926T |
58b5369e | 623 | select GENERIC_CLOCKEVENTS |
788c9700 | 624 | help |
a8bc4ead | 625 | Support for Nuvoton (Winbond logic dept.) ARM9 processor, |
626 | At present, the w90x900 has been renamed nuc900, regarding | |
627 | the ARM series product line, you can login the following | |
628 | link address to know more. | |
629 | ||
630 | <http://www.nuvoton.com/hq/enu/ProductAndSales/ProductLines/ | |
631 | ConsumerElectronicsIC/ARMMicrocontroller/ARMMicrocontroller> | |
788c9700 | 632 | |
c5f80065 EG |
633 | config ARCH_TEGRA |
634 | bool "NVIDIA Tegra" | |
b1b3f49c | 635 | select ARCH_HAS_CPUFREQ |
4073723a | 636 | select CLKDEV_LOOKUP |
234b6ced | 637 | select CLKSRC_MMIO |
b1b3f49c | 638 | select COMMON_CLK |
c5f80065 EG |
639 | select GENERIC_CLOCKEVENTS |
640 | select GENERIC_GPIO | |
641 | select HAVE_CLK | |
3b55658a | 642 | select HAVE_SMP |
ce5ea9f3 | 643 | select MIGHT_HAVE_CACHE_L2X0 |
2c95b7e0 | 644 | select USE_OF |
c5f80065 EG |
645 | help |
646 | This enables support for NVIDIA Tegra based systems (Tegra APX, | |
647 | Tegra 6xx and Tegra 2 series). | |
648 | ||
1da177e4 | 649 | config ARCH_PXA |
2c8086a5 | 650 | bool "PXA2xx/PXA3xx-based" |
a4f7e763 | 651 | depends on MMU |
89c52ed4 | 652 | select ARCH_HAS_CPUFREQ |
b1b3f49c RK |
653 | select ARCH_MTD_XIP |
654 | select ARCH_REQUIRE_GPIOLIB | |
655 | select ARM_CPU_SUSPEND if PM | |
656 | select AUTO_ZRELADDR | |
6d803ba7 | 657 | select CLKDEV_LOOKUP |
234b6ced | 658 | select CLKSRC_MMIO |
981d0f39 | 659 | select GENERIC_CLOCKEVENTS |
157d2644 | 660 | select GPIO_PXA |
d0ee9f40 | 661 | select HAVE_IDE |
b1b3f49c | 662 | select MULTI_IRQ_HANDLER |
01464226 | 663 | select NEED_MACH_GPIO_H |
b1b3f49c RK |
664 | select PLAT_PXA |
665 | select SPARSE_IRQ | |
f999b8bd | 666 | help |
2c8086a5 | 667 | Support for Intel/Marvell's PXA2xx/PXA3xx processor line. |
1da177e4 | 668 | |
788c9700 RK |
669 | config ARCH_MSM |
670 | bool "Qualcomm MSM" | |
923a081c | 671 | select ARCH_REQUIRE_GPIOLIB |
bd32344a | 672 | select CLKDEV_LOOKUP |
b1b3f49c RK |
673 | select GENERIC_CLOCKEVENTS |
674 | select HAVE_CLK | |
49cbe786 | 675 | help |
4b53eb4f DW |
676 | Support for Qualcomm MSM/QSD based systems. This runs on the |
677 | apps processor of the MSM/QSD and depends on a shared memory | |
678 | interface to the modem processor which runs the baseband | |
679 | stack and controls some vital subsystems | |
680 | (clock and power control, etc). | |
49cbe786 | 681 | |
c793c1b0 | 682 | config ARCH_SHMOBILE |
6d72ad35 | 683 | bool "Renesas SH-Mobile / R-Mobile" |
5e93c6b4 | 684 | select CLKDEV_LOOKUP |
b1b3f49c RK |
685 | select GENERIC_CLOCKEVENTS |
686 | select HAVE_CLK | |
aa3831cf | 687 | select HAVE_MACH_CLKDEV |
3b55658a | 688 | select HAVE_SMP |
ce5ea9f3 | 689 | select MIGHT_HAVE_CACHE_L2X0 |
60f1435c | 690 | select MULTI_IRQ_HANDLER |
0cdc8b92 | 691 | select NEED_MACH_MEMORY_H |
b1b3f49c RK |
692 | select NO_IOPORT |
693 | select PM_GENERIC_DOMAINS if PM | |
694 | select SPARSE_IRQ | |
c793c1b0 | 695 | help |
6d72ad35 | 696 | Support for Renesas's SH-Mobile and R-Mobile ARM platforms. |
c793c1b0 | 697 | |
1da177e4 LT |
698 | config ARCH_RPC |
699 | bool "RiscPC" | |
700 | select ARCH_ACORN | |
a08b6b79 | 701 | select ARCH_MAY_HAVE_PC_FDC |
07f841b7 | 702 | select ARCH_SPARSEMEM_ENABLE |
5cfc8ee0 | 703 | select ARCH_USES_GETTIMEOFFSET |
b1b3f49c | 704 | select FIQ |
d0ee9f40 | 705 | select HAVE_IDE |
b1b3f49c RK |
706 | select HAVE_PATA_PLATFORM |
707 | select ISA_DMA_API | |
c334bc15 | 708 | select NEED_MACH_IO_H |
0cdc8b92 | 709 | select NEED_MACH_MEMORY_H |
b1b3f49c | 710 | select NO_IOPORT |
1da177e4 LT |
711 | help |
712 | On the Acorn Risc-PC, Linux can support the internal IDE disk and | |
713 | CD-ROM interface, serial and parallel port, and the floppy drive. | |
714 | ||
715 | config ARCH_SA1100 | |
716 | bool "SA1100-based" | |
89c52ed4 | 717 | select ARCH_HAS_CPUFREQ |
b1b3f49c RK |
718 | select ARCH_MTD_XIP |
719 | select ARCH_REQUIRE_GPIOLIB | |
720 | select ARCH_SPARSEMEM_ENABLE | |
721 | select CLKDEV_LOOKUP | |
722 | select CLKSRC_MMIO | |
1937f5b9 | 723 | select CPU_FREQ |
b1b3f49c | 724 | select CPU_SA1100 |
3e238be2 | 725 | select GENERIC_CLOCKEVENTS |
d0ee9f40 | 726 | select HAVE_IDE |
b1b3f49c | 727 | select ISA |
01464226 | 728 | select NEED_MACH_GPIO_H |
0cdc8b92 | 729 | select NEED_MACH_MEMORY_H |
375dec92 | 730 | select SPARSE_IRQ |
f999b8bd MM |
731 | help |
732 | Support for StrongARM 11x0 based boards. | |
1da177e4 | 733 | |
b130d5c2 KK |
734 | config ARCH_S3C24XX |
735 | bool "Samsung S3C24XX SoCs" | |
9d56c02a | 736 | select ARCH_HAS_CPUFREQ |
5cfc8ee0 | 737 | select ARCH_USES_GETTIMEOFFSET |
b1b3f49c RK |
738 | select CLKDEV_LOOKUP |
739 | select GENERIC_GPIO | |
740 | select HAVE_CLK | |
20676c15 | 741 | select HAVE_S3C2410_I2C if I2C |
b130d5c2 | 742 | select HAVE_S3C2410_WATCHDOG if WATCHDOG |
b1b3f49c | 743 | select HAVE_S3C_RTC if RTC_CLASS |
01464226 | 744 | select NEED_MACH_GPIO_H |
c334bc15 | 745 | select NEED_MACH_IO_H |
1da177e4 | 746 | help |
b130d5c2 KK |
747 | Samsung S3C2410, S3C2412, S3C2413, S3C2416, S3C2440, S3C2442, S3C2443 |
748 | and S3C2450 SoCs based systems, such as the Simtec Electronics BAST | |
749 | (<http://www.simtec.co.uk/products/EB110ITX/>), the IPAQ 1940 or the | |
750 | Samsung SMDK2410 development board (and derivatives). | |
63b1f51b | 751 | |
a08ab637 BD |
752 | config ARCH_S3C64XX |
753 | bool "Samsung S3C64XX" | |
b1b3f49c RK |
754 | select ARCH_HAS_CPUFREQ |
755 | select ARCH_REQUIRE_GPIOLIB | |
756 | select ARCH_USES_GETTIMEOFFSET | |
89f0ce72 | 757 | select ARM_VIC |
b1b3f49c RK |
758 | select CLKDEV_LOOKUP |
759 | select CPU_V6 | |
a08ab637 | 760 | select HAVE_CLK |
b1b3f49c RK |
761 | select HAVE_S3C2410_I2C if I2C |
762 | select HAVE_S3C2410_WATCHDOG if WATCHDOG | |
6700397a | 763 | select HAVE_TCM |
b1b3f49c | 764 | select NEED_MACH_GPIO_H |
89f0ce72 | 765 | select NO_IOPORT |
b1b3f49c RK |
766 | select PLAT_SAMSUNG |
767 | select S3C_DEV_NAND | |
768 | select S3C_GPIO_TRACK | |
89f0ce72 | 769 | select SAMSUNG_CLKSRC |
b1b3f49c | 770 | select SAMSUNG_GPIOLIB_4BIT |
89f0ce72 | 771 | select SAMSUNG_IRQ_VIC_TIMER |
89f0ce72 | 772 | select USB_ARCH_HAS_OHCI |
a08ab637 BD |
773 | help |
774 | Samsung S3C64XX series based systems | |
775 | ||
49b7a491 KK |
776 | config ARCH_S5P64X0 |
777 | bool "Samsung S5P6440 S5P6450" | |
d8b22d25 | 778 | select CLKDEV_LOOKUP |
0665ccc4 | 779 | select CLKSRC_MMIO |
b1b3f49c | 780 | select CPU_V6 |
9e65bbf2 | 781 | select GENERIC_CLOCKEVENTS |
b1b3f49c RK |
782 | select GENERIC_GPIO |
783 | select HAVE_CLK | |
20676c15 | 784 | select HAVE_S3C2410_I2C if I2C |
b1b3f49c | 785 | select HAVE_S3C2410_WATCHDOG if WATCHDOG |
754961a8 | 786 | select HAVE_S3C_RTC if RTC_CLASS |
01464226 | 787 | select NEED_MACH_GPIO_H |
c4ffccdd | 788 | help |
49b7a491 KK |
789 | Samsung S5P64X0 CPU based systems, such as the Samsung SMDK6440, |
790 | SMDK6450. | |
c4ffccdd | 791 | |
acc84707 MS |
792 | config ARCH_S5PC100 |
793 | bool "Samsung S5PC100" | |
b1b3f49c | 794 | select ARCH_USES_GETTIMEOFFSET |
29e8eb0f | 795 | select CLKDEV_LOOKUP |
5a7652f2 | 796 | select CPU_V7 |
b1b3f49c RK |
797 | select GENERIC_GPIO |
798 | select HAVE_CLK | |
20676c15 | 799 | select HAVE_S3C2410_I2C if I2C |
c39d8d55 | 800 | select HAVE_S3C2410_WATCHDOG if WATCHDOG |
b1b3f49c | 801 | select HAVE_S3C_RTC if RTC_CLASS |
01464226 | 802 | select NEED_MACH_GPIO_H |
5a7652f2 | 803 | help |
acc84707 | 804 | Samsung S5PC100 series based systems |
5a7652f2 | 805 | |
170f4e42 KK |
806 | config ARCH_S5PV210 |
807 | bool "Samsung S5PV210/S5PC110" | |
b1b3f49c | 808 | select ARCH_HAS_CPUFREQ |
0f75a96b | 809 | select ARCH_HAS_HOLES_MEMORYMODEL |
b1b3f49c | 810 | select ARCH_SPARSEMEM_ENABLE |
b2a9dd46 | 811 | select CLKDEV_LOOKUP |
0665ccc4 | 812 | select CLKSRC_MMIO |
b1b3f49c | 813 | select CPU_V7 |
9e65bbf2 | 814 | select GENERIC_CLOCKEVENTS |
b1b3f49c RK |
815 | select GENERIC_GPIO |
816 | select HAVE_CLK | |
20676c15 | 817 | select HAVE_S3C2410_I2C if I2C |
c39d8d55 | 818 | select HAVE_S3C2410_WATCHDOG if WATCHDOG |
b1b3f49c | 819 | select HAVE_S3C_RTC if RTC_CLASS |
01464226 | 820 | select NEED_MACH_GPIO_H |
0cdc8b92 | 821 | select NEED_MACH_MEMORY_H |
170f4e42 KK |
822 | help |
823 | Samsung S5PV210/S5PC110 series based systems | |
824 | ||
83014579 KK |
825 | config ARCH_EXYNOS |
826 | bool "SAMSUNG EXYNOS" | |
b1b3f49c | 827 | select ARCH_HAS_CPUFREQ |
0f75a96b | 828 | select ARCH_HAS_HOLES_MEMORYMODEL |
b1b3f49c | 829 | select ARCH_SPARSEMEM_ENABLE |
badc4f2d | 830 | select CLKDEV_LOOKUP |
b1b3f49c | 831 | select CPU_V7 |
cc0e72b8 | 832 | select GENERIC_CLOCKEVENTS |
b1b3f49c RK |
833 | select GENERIC_GPIO |
834 | select HAVE_CLK | |
20676c15 | 835 | select HAVE_S3C2410_I2C if I2C |
c39d8d55 | 836 | select HAVE_S3C2410_WATCHDOG if WATCHDOG |
b1b3f49c | 837 | select HAVE_S3C_RTC if RTC_CLASS |
01464226 | 838 | select NEED_MACH_GPIO_H |
0cdc8b92 | 839 | select NEED_MACH_MEMORY_H |
cc0e72b8 | 840 | help |
83014579 | 841 | Support for SAMSUNG's EXYNOS SoCs (EXYNOS4/5) |
cc0e72b8 | 842 | |
1da177e4 LT |
843 | config ARCH_SHARK |
844 | bool "Shark" | |
b1b3f49c | 845 | select ARCH_USES_GETTIMEOFFSET |
c750815e | 846 | select CPU_SA110 |
f7e68bbf RK |
847 | select ISA |
848 | select ISA_DMA | |
0cdc8b92 | 849 | select NEED_MACH_MEMORY_H |
b1b3f49c RK |
850 | select PCI |
851 | select ZONE_DMA | |
f999b8bd MM |
852 | help |
853 | Support for the StrongARM based Digital DNARD machine, also known | |
854 | as "Shark" (<http://www.shark-linux.de/shark.html>). | |
1da177e4 | 855 | |
d98aac75 LW |
856 | config ARCH_U300 |
857 | bool "ST-Ericsson U300 Series" | |
858 | depends on MMU | |
b1b3f49c | 859 | select ARCH_REQUIRE_GPIOLIB |
d98aac75 | 860 | select ARM_AMBA |
5485c1e0 | 861 | select ARM_PATCH_PHYS_VIRT |
d98aac75 | 862 | select ARM_VIC |
6d803ba7 | 863 | select CLKDEV_LOOKUP |
b1b3f49c | 864 | select CLKSRC_MMIO |
50667d63 | 865 | select COMMON_CLK |
b1b3f49c RK |
866 | select CPU_ARM926T |
867 | select GENERIC_CLOCKEVENTS | |
d98aac75 | 868 | select GENERIC_GPIO |
b1b3f49c | 869 | select HAVE_TCM |
a4fe292f | 870 | select SPARSE_IRQ |
d98aac75 LW |
871 | help |
872 | Support for ST-Ericsson U300 series mobile platforms. | |
873 | ||
ccf50e23 RK |
874 | config ARCH_U8500 |
875 | bool "ST-Ericsson U8500 Series" | |
67ae14fc | 876 | depends on MMU |
b1b3f49c RK |
877 | select ARCH_HAS_CPUFREQ |
878 | select ARCH_REQUIRE_GPIOLIB | |
ccf50e23 | 879 | select ARM_AMBA |
6d803ba7 | 880 | select CLKDEV_LOOKUP |
b1b3f49c RK |
881 | select CPU_V7 |
882 | select GENERIC_CLOCKEVENTS | |
3b55658a | 883 | select HAVE_SMP |
ce5ea9f3 | 884 | select MIGHT_HAVE_CACHE_L2X0 |
ccf50e23 RK |
885 | help |
886 | Support for ST-Ericsson's Ux500 architecture | |
887 | ||
888 | config ARCH_NOMADIK | |
889 | bool "STMicroelectronics Nomadik" | |
b1b3f49c | 890 | select ARCH_REQUIRE_GPIOLIB |
ccf50e23 RK |
891 | select ARM_AMBA |
892 | select ARM_VIC | |
4a31bd28 | 893 | select COMMON_CLK |
b1b3f49c | 894 | select CPU_ARM926T |
ccf50e23 | 895 | select GENERIC_CLOCKEVENTS |
b1b3f49c | 896 | select MIGHT_HAVE_CACHE_L2X0 |
0fa7be40 | 897 | select PINCTRL |
2601ccfe | 898 | select PINCTRL_STN8815 |
ccf50e23 RK |
899 | help |
900 | Support for the Nomadik platform by ST-Ericsson | |
901 | ||
7c6337e2 KH |
902 | config ARCH_DAVINCI |
903 | bool "TI DaVinci" | |
b1b3f49c | 904 | select ARCH_HAS_HOLES_MEMORYMODEL |
dce1115b | 905 | select ARCH_REQUIRE_GPIOLIB |
6d803ba7 | 906 | select CLKDEV_LOOKUP |
20e9969b | 907 | select GENERIC_ALLOCATOR |
b1b3f49c | 908 | select GENERIC_CLOCKEVENTS |
dc7ad3b3 | 909 | select GENERIC_IRQ_CHIP |
b1b3f49c | 910 | select HAVE_IDE |
01464226 | 911 | select NEED_MACH_GPIO_H |
b1b3f49c | 912 | select ZONE_DMA |
7c6337e2 KH |
913 | help |
914 | Support for TI's DaVinci platform. | |
915 | ||
3b938be6 RK |
916 | config ARCH_OMAP |
917 | bool "TI OMAP" | |
00a36698 | 918 | depends on MMU |
89c52ed4 | 919 | select ARCH_HAS_CPUFREQ |
b1b3f49c RK |
920 | select ARCH_HAS_HOLES_MEMORYMODEL |
921 | select ARCH_REQUIRE_GPIOLIB | |
354a183f | 922 | select CLKSRC_MMIO |
06cad098 | 923 | select GENERIC_CLOCKEVENTS |
b1b3f49c | 924 | select HAVE_CLK |
01464226 | 925 | select NEED_MACH_GPIO_H |
3b938be6 | 926 | help |
6e457bb0 | 927 | Support for TI's OMAP platform (OMAP1/2/3/4). |
3b938be6 | 928 | |
cee37e50 | 929 | config PLAT_SPEAR |
930 | bool "ST SPEAr" | |
cee37e50 | 931 | select ARCH_REQUIRE_GPIOLIB |
b1b3f49c | 932 | select ARM_AMBA |
6d803ba7 | 933 | select CLKDEV_LOOKUP |
d6e15d78 | 934 | select CLKSRC_MMIO |
b1b3f49c | 935 | select COMMON_CLK |
cee37e50 | 936 | select GENERIC_CLOCKEVENTS |
cee37e50 | 937 | select HAVE_CLK |
938 | help | |
939 | Support for ST's SPEAr platform (SPEAr3xx, SPEAr6xx and SPEAr13xx). | |
940 | ||
21f47fbc AC |
941 | config ARCH_VT8500 |
942 | bool "VIA/WonderMedia 85xx" | |
21f47fbc | 943 | select ARCH_HAS_CPUFREQ |
21f47fbc | 944 | select ARCH_REQUIRE_GPIOLIB |
b1b3f49c | 945 | select CLKDEV_LOOKUP |
e9a91de7 | 946 | select COMMON_CLK |
b1b3f49c RK |
947 | select CPU_ARM926T |
948 | select GENERIC_CLOCKEVENTS | |
949 | select GENERIC_GPIO | |
e9a91de7 | 950 | select HAVE_CLK |
b1b3f49c | 951 | select USE_OF |
21f47fbc AC |
952 | help |
953 | Support for VIA/WonderMedia VT8500/WM85xx System-on-Chip. | |
02c981c0 | 954 | |
b85a3ef4 JL |
955 | config ARCH_ZYNQ |
956 | bool "Xilinx Zynq ARM Cortex A9 Platform" | |
b1b3f49c RK |
957 | select ARM_AMBA |
958 | select ARM_GIC | |
959 | select CLKDEV_LOOKUP | |
02c981c0 | 960 | select CPU_V7 |
02c981c0 | 961 | select GENERIC_CLOCKEVENTS |
b85a3ef4 | 962 | select ICST |
ce5ea9f3 | 963 | select MIGHT_HAVE_CACHE_L2X0 |
02c981c0 | 964 | select USE_OF |
02c981c0 | 965 | help |
b85a3ef4 | 966 | Support for Xilinx Zynq ARM Cortex A9 Platform |
1da177e4 LT |
967 | endchoice |
968 | ||
387798b3 RH |
969 | menu "Multiple platform selection" |
970 | depends on ARCH_MULTIPLATFORM | |
971 | ||
972 | comment "CPU Core family selection" | |
973 | ||
974 | config ARCH_MULTI_V4 | |
975 | bool "ARMv4 based platforms (FA526, StrongARM)" | |
387798b3 | 976 | depends on !ARCH_MULTI_V6_V7 |
b1b3f49c | 977 | select ARCH_MULTI_V4_V5 |
387798b3 RH |
978 | |
979 | config ARCH_MULTI_V4T | |
980 | bool "ARMv4T based platforms (ARM720T, ARM920T, ...)" | |
387798b3 | 981 | depends on !ARCH_MULTI_V6_V7 |
b1b3f49c | 982 | select ARCH_MULTI_V4_V5 |
387798b3 RH |
983 | |
984 | config ARCH_MULTI_V5 | |
985 | bool "ARMv5 based platforms (ARM926T, XSCALE, PJ1, ...)" | |
387798b3 | 986 | depends on !ARCH_MULTI_V6_V7 |
b1b3f49c | 987 | select ARCH_MULTI_V4_V5 |
387798b3 RH |
988 | |
989 | config ARCH_MULTI_V4_V5 | |
990 | bool | |
991 | ||
992 | config ARCH_MULTI_V6 | |
993 | bool "ARMv6 based platforms (ARM11, Scorpion, ...)" | |
387798b3 | 994 | select ARCH_MULTI_V6_V7 |
b1b3f49c | 995 | select CPU_V6 |
387798b3 RH |
996 | |
997 | config ARCH_MULTI_V7 | |
998 | bool "ARMv7 based platforms (Cortex-A, PJ4, Krait)" | |
387798b3 RH |
999 | default y |
1000 | select ARCH_MULTI_V6_V7 | |
b1b3f49c RK |
1001 | select ARCH_VEXPRESS |
1002 | select CPU_V7 | |
387798b3 RH |
1003 | |
1004 | config ARCH_MULTI_V6_V7 | |
1005 | bool | |
1006 | ||
1007 | config ARCH_MULTI_CPU_AUTO | |
1008 | def_bool !(ARCH_MULTI_V4 || ARCH_MULTI_V4T || ARCH_MULTI_V6_V7) | |
1009 | select ARCH_MULTI_V5 | |
1010 | ||
1011 | endmenu | |
1012 | ||
ccf50e23 RK |
1013 | # |
1014 | # This is sorted alphabetically by mach-* pathname. However, plat-* | |
1015 | # Kconfigs may be included either alphabetically (according to the | |
1016 | # plat- suffix) or along side the corresponding mach-* source. | |
1017 | # | |
3e93a22b GC |
1018 | source "arch/arm/mach-mvebu/Kconfig" |
1019 | ||
95b8f20f RK |
1020 | source "arch/arm/mach-at91/Kconfig" |
1021 | ||
1da177e4 LT |
1022 | source "arch/arm/mach-clps711x/Kconfig" |
1023 | ||
d94f944e AV |
1024 | source "arch/arm/mach-cns3xxx/Kconfig" |
1025 | ||
95b8f20f RK |
1026 | source "arch/arm/mach-davinci/Kconfig" |
1027 | ||
1028 | source "arch/arm/mach-dove/Kconfig" | |
1029 | ||
e7736d47 LB |
1030 | source "arch/arm/mach-ep93xx/Kconfig" |
1031 | ||
1da177e4 LT |
1032 | source "arch/arm/mach-footbridge/Kconfig" |
1033 | ||
59d3a193 PZ |
1034 | source "arch/arm/mach-gemini/Kconfig" |
1035 | ||
95b8f20f RK |
1036 | source "arch/arm/mach-h720x/Kconfig" |
1037 | ||
387798b3 RH |
1038 | source "arch/arm/mach-highbank/Kconfig" |
1039 | ||
1da177e4 LT |
1040 | source "arch/arm/mach-integrator/Kconfig" |
1041 | ||
3f7e5815 LB |
1042 | source "arch/arm/mach-iop32x/Kconfig" |
1043 | ||
1044 | source "arch/arm/mach-iop33x/Kconfig" | |
1da177e4 | 1045 | |
285f5fa7 DW |
1046 | source "arch/arm/mach-iop13xx/Kconfig" |
1047 | ||
1da177e4 LT |
1048 | source "arch/arm/mach-ixp4xx/Kconfig" |
1049 | ||
95b8f20f RK |
1050 | source "arch/arm/mach-kirkwood/Kconfig" |
1051 | ||
1052 | source "arch/arm/mach-ks8695/Kconfig" | |
1053 | ||
95b8f20f RK |
1054 | source "arch/arm/mach-msm/Kconfig" |
1055 | ||
794d15b2 SS |
1056 | source "arch/arm/mach-mv78xx0/Kconfig" |
1057 | ||
95b8f20f | 1058 | source "arch/arm/plat-mxc/Kconfig" |
1da177e4 | 1059 | |
1d3f33d5 SG |
1060 | source "arch/arm/mach-mxs/Kconfig" |
1061 | ||
95b8f20f | 1062 | source "arch/arm/mach-netx/Kconfig" |
49cbe786 | 1063 | |
95b8f20f RK |
1064 | source "arch/arm/mach-nomadik/Kconfig" |
1065 | source "arch/arm/plat-nomadik/Kconfig" | |
1066 | ||
d48af15e TL |
1067 | source "arch/arm/plat-omap/Kconfig" |
1068 | ||
1069 | source "arch/arm/mach-omap1/Kconfig" | |
1da177e4 | 1070 | |
1dbae815 TL |
1071 | source "arch/arm/mach-omap2/Kconfig" |
1072 | ||
9dd0b194 | 1073 | source "arch/arm/mach-orion5x/Kconfig" |
585cf175 | 1074 | |
387798b3 RH |
1075 | source "arch/arm/mach-picoxcell/Kconfig" |
1076 | ||
95b8f20f RK |
1077 | source "arch/arm/mach-pxa/Kconfig" |
1078 | source "arch/arm/plat-pxa/Kconfig" | |
585cf175 | 1079 | |
95b8f20f RK |
1080 | source "arch/arm/mach-mmp/Kconfig" |
1081 | ||
1082 | source "arch/arm/mach-realview/Kconfig" | |
1083 | ||
1084 | source "arch/arm/mach-sa1100/Kconfig" | |
edabd38e | 1085 | |
cf383678 | 1086 | source "arch/arm/plat-samsung/Kconfig" |
a21765a7 BD |
1087 | source "arch/arm/plat-s3c24xx/Kconfig" |
1088 | ||
387798b3 RH |
1089 | source "arch/arm/mach-socfpga/Kconfig" |
1090 | ||
cee37e50 | 1091 | source "arch/arm/plat-spear/Kconfig" |
a21765a7 | 1092 | |
85fd6d63 | 1093 | source "arch/arm/mach-s3c24xx/Kconfig" |
b130d5c2 | 1094 | if ARCH_S3C24XX |
a21765a7 BD |
1095 | source "arch/arm/mach-s3c2412/Kconfig" |
1096 | source "arch/arm/mach-s3c2440/Kconfig" | |
a21765a7 | 1097 | endif |
1da177e4 | 1098 | |
a08ab637 | 1099 | if ARCH_S3C64XX |
431107ea | 1100 | source "arch/arm/mach-s3c64xx/Kconfig" |
a08ab637 BD |
1101 | endif |
1102 | ||
49b7a491 | 1103 | source "arch/arm/mach-s5p64x0/Kconfig" |
c4ffccdd | 1104 | |
5a7652f2 | 1105 | source "arch/arm/mach-s5pc100/Kconfig" |
5a7652f2 | 1106 | |
170f4e42 KK |
1107 | source "arch/arm/mach-s5pv210/Kconfig" |
1108 | ||
83014579 | 1109 | source "arch/arm/mach-exynos/Kconfig" |
cc0e72b8 | 1110 | |
882d01f9 | 1111 | source "arch/arm/mach-shmobile/Kconfig" |
52c543f9 | 1112 | |
156a0997 BS |
1113 | source "arch/arm/mach-prima2/Kconfig" |
1114 | ||
c5f80065 EG |
1115 | source "arch/arm/mach-tegra/Kconfig" |
1116 | ||
95b8f20f | 1117 | source "arch/arm/mach-u300/Kconfig" |
1da177e4 | 1118 | |
95b8f20f | 1119 | source "arch/arm/mach-ux500/Kconfig" |
1da177e4 LT |
1120 | |
1121 | source "arch/arm/mach-versatile/Kconfig" | |
1122 | ||
ceade897 | 1123 | source "arch/arm/mach-vexpress/Kconfig" |
420c34e4 | 1124 | source "arch/arm/plat-versatile/Kconfig" |
ceade897 | 1125 | |
7ec80ddf | 1126 | source "arch/arm/mach-w90x900/Kconfig" |
1127 | ||
1da177e4 LT |
1128 | # Definitions to make life easier |
1129 | config ARCH_ACORN | |
1130 | bool | |
1131 | ||
7ae1f7ec LB |
1132 | config PLAT_IOP |
1133 | bool | |
469d3044 | 1134 | select GENERIC_CLOCKEVENTS |
7ae1f7ec | 1135 | |
69b02f6a LB |
1136 | config PLAT_ORION |
1137 | bool | |
bfe45e0b | 1138 | select CLKSRC_MMIO |
b1b3f49c | 1139 | select COMMON_CLK |
dc7ad3b3 | 1140 | select GENERIC_IRQ_CHIP |
278b45b0 | 1141 | select IRQ_DOMAIN |
69b02f6a | 1142 | |
abcda1dc TP |
1143 | config PLAT_ORION_LEGACY |
1144 | bool | |
1145 | select PLAT_ORION | |
1146 | ||
bd5ce433 EM |
1147 | config PLAT_PXA |
1148 | bool | |
1149 | ||
f4b8b319 RK |
1150 | config PLAT_VERSATILE |
1151 | bool | |
1152 | ||
e3887714 RK |
1153 | config ARM_TIMER_SP804 |
1154 | bool | |
bfe45e0b | 1155 | select CLKSRC_MMIO |
a7bf6162 | 1156 | select HAVE_SCHED_CLOCK |
e3887714 | 1157 | |
1da177e4 LT |
1158 | source arch/arm/mm/Kconfig |
1159 | ||
958cab0f RK |
1160 | config ARM_NR_BANKS |
1161 | int | |
1162 | default 16 if ARCH_EP93XX | |
1163 | default 8 | |
1164 | ||
afe4b25e LB |
1165 | config IWMMXT |
1166 | bool "Enable iWMMXt support" | |
ef6c8445 HZ |
1167 | depends on CPU_XSCALE || CPU_XSC3 || CPU_MOHAWK || CPU_PJ4 |
1168 | default y if PXA27x || PXA3xx || PXA95x || ARCH_MMP | |
afe4b25e LB |
1169 | help |
1170 | Enable support for iWMMXt context switching at run time if | |
1171 | running on a CPU that supports it. | |
1172 | ||
1da177e4 LT |
1173 | config XSCALE_PMU |
1174 | bool | |
bfc994b5 | 1175 | depends on CPU_XSCALE |
1da177e4 LT |
1176 | default y |
1177 | ||
52108641 | 1178 | config MULTI_IRQ_HANDLER |
1179 | bool | |
1180 | help | |
1181 | Allow each machine to specify it's own IRQ handler at run time. | |
1182 | ||
3b93e7b0 HC |
1183 | if !MMU |
1184 | source "arch/arm/Kconfig-nommu" | |
1185 | endif | |
1186 | ||
f0c4b8d6 WD |
1187 | config ARM_ERRATA_326103 |
1188 | bool "ARM errata: FSR write bit incorrect on a SWP to read-only memory" | |
1189 | depends on CPU_V6 | |
1190 | help | |
1191 | Executing a SWP instruction to read-only memory does not set bit 11 | |
1192 | of the FSR on the ARM 1136 prior to r1p0. This causes the kernel to | |
1193 | treat the access as a read, preventing a COW from occurring and | |
1194 | causing the faulting task to livelock. | |
1195 | ||
9cba3ccc CM |
1196 | config ARM_ERRATA_411920 |
1197 | bool "ARM errata: Invalidation of the Instruction Cache operation can fail" | |
e399b1a4 | 1198 | depends on CPU_V6 || CPU_V6K |
9cba3ccc CM |
1199 | help |
1200 | Invalidation of the Instruction Cache operation can | |
1201 | fail. This erratum is present in 1136 (before r1p4), 1156 and 1176. | |
1202 | It does not affect the MPCore. This option enables the ARM Ltd. | |
1203 | recommended workaround. | |
1204 | ||
7ce236fc CM |
1205 | config ARM_ERRATA_430973 |
1206 | bool "ARM errata: Stale prediction on replaced interworking branch" | |
1207 | depends on CPU_V7 | |
1208 | help | |
1209 | This option enables the workaround for the 430973 Cortex-A8 | |
1210 | (r1p0..r1p2) erratum. If a code sequence containing an ARM/Thumb | |
1211 | interworking branch is replaced with another code sequence at the | |
1212 | same virtual address, whether due to self-modifying code or virtual | |
1213 | to physical address re-mapping, Cortex-A8 does not recover from the | |
1214 | stale interworking branch prediction. This results in Cortex-A8 | |
1215 | executing the new code sequence in the incorrect ARM or Thumb state. | |
1216 | The workaround enables the BTB/BTAC operations by setting ACTLR.IBE | |
1217 | and also flushes the branch target cache at every context switch. | |
1218 | Note that setting specific bits in the ACTLR register may not be | |
1219 | available in non-secure mode. | |
1220 | ||
855c551f CM |
1221 | config ARM_ERRATA_458693 |
1222 | bool "ARM errata: Processor deadlock when a false hazard is created" | |
1223 | depends on CPU_V7 | |
1224 | help | |
1225 | This option enables the workaround for the 458693 Cortex-A8 (r2p0) | |
1226 | erratum. For very specific sequences of memory operations, it is | |
1227 | possible for a hazard condition intended for a cache line to instead | |
1228 | be incorrectly associated with a different cache line. This false | |
1229 | hazard might then cause a processor deadlock. The workaround enables | |
1230 | the L1 caching of the NEON accesses and disables the PLD instruction | |
1231 | in the ACTLR register. Note that setting specific bits in the ACTLR | |
1232 | register may not be available in non-secure mode. | |
1233 | ||
0516e464 CM |
1234 | config ARM_ERRATA_460075 |
1235 | bool "ARM errata: Data written to the L2 cache can be overwritten with stale data" | |
1236 | depends on CPU_V7 | |
1237 | help | |
1238 | This option enables the workaround for the 460075 Cortex-A8 (r2p0) | |
1239 | erratum. Any asynchronous access to the L2 cache may encounter a | |
1240 | situation in which recent store transactions to the L2 cache are lost | |
1241 | and overwritten with stale memory contents from external memory. The | |
1242 | workaround disables the write-allocate mode for the L2 cache via the | |
1243 | ACTLR register. Note that setting specific bits in the ACTLR register | |
1244 | may not be available in non-secure mode. | |
1245 | ||
9f05027c WD |
1246 | config ARM_ERRATA_742230 |
1247 | bool "ARM errata: DMB operation may be faulty" | |
1248 | depends on CPU_V7 && SMP | |
1249 | help | |
1250 | This option enables the workaround for the 742230 Cortex-A9 | |
1251 | (r1p0..r2p2) erratum. Under rare circumstances, a DMB instruction | |
1252 | between two write operations may not ensure the correct visibility | |
1253 | ordering of the two writes. This workaround sets a specific bit in | |
1254 | the diagnostic register of the Cortex-A9 which causes the DMB | |
1255 | instruction to behave as a DSB, ensuring the correct behaviour of | |
1256 | the two writes. | |
1257 | ||
a672e99b WD |
1258 | config ARM_ERRATA_742231 |
1259 | bool "ARM errata: Incorrect hazard handling in the SCU may lead to data corruption" | |
1260 | depends on CPU_V7 && SMP | |
1261 | help | |
1262 | This option enables the workaround for the 742231 Cortex-A9 | |
1263 | (r2p0..r2p2) erratum. Under certain conditions, specific to the | |
1264 | Cortex-A9 MPCore micro-architecture, two CPUs working in SMP mode, | |
1265 | accessing some data located in the same cache line, may get corrupted | |
1266 | data due to bad handling of the address hazard when the line gets | |
1267 | replaced from one of the CPUs at the same time as another CPU is | |
1268 | accessing it. This workaround sets specific bits in the diagnostic | |
1269 | register of the Cortex-A9 which reduces the linefill issuing | |
1270 | capabilities of the processor. | |
1271 | ||
9e65582a | 1272 | config PL310_ERRATA_588369 |
fa0ce403 | 1273 | bool "PL310 errata: Clean & Invalidate maintenance operations do not invalidate clean lines" |
2839e06c | 1274 | depends on CACHE_L2X0 |
9e65582a SS |
1275 | help |
1276 | The PL310 L2 cache controller implements three types of Clean & | |
1277 | Invalidate maintenance operations: by Physical Address | |
1278 | (offset 0x7F0), by Index/Way (0x7F8) and by Way (0x7FC). | |
1279 | They are architecturally defined to behave as the execution of a | |
1280 | clean operation followed immediately by an invalidate operation, | |
1281 | both performing to the same memory location. This functionality | |
1282 | is not correctly implemented in PL310 as clean lines are not | |
2839e06c | 1283 | invalidated as a result of these operations. |
cdf357f1 WD |
1284 | |
1285 | config ARM_ERRATA_720789 | |
1286 | bool "ARM errata: TLBIASIDIS and TLBIMVAIS operations can broadcast a faulty ASID" | |
e66dc745 | 1287 | depends on CPU_V7 |
cdf357f1 WD |
1288 | help |
1289 | This option enables the workaround for the 720789 Cortex-A9 (prior to | |
1290 | r2p0) erratum. A faulty ASID can be sent to the other CPUs for the | |
1291 | broadcasted CP15 TLB maintenance operations TLBIASIDIS and TLBIMVAIS. | |
1292 | As a consequence of this erratum, some TLB entries which should be | |
1293 | invalidated are not, resulting in an incoherency in the system page | |
1294 | tables. The workaround changes the TLB flushing routines to invalidate | |
1295 | entries regardless of the ASID. | |
475d92fc | 1296 | |
1f0090a1 | 1297 | config PL310_ERRATA_727915 |
fa0ce403 | 1298 | bool "PL310 errata: Background Clean & Invalidate by Way operation can cause data corruption" |
1f0090a1 RK |
1299 | depends on CACHE_L2X0 |
1300 | help | |
1301 | PL310 implements the Clean & Invalidate by Way L2 cache maintenance | |
1302 | operation (offset 0x7FC). This operation runs in background so that | |
1303 | PL310 can handle normal accesses while it is in progress. Under very | |
1304 | rare circumstances, due to this erratum, write data can be lost when | |
1305 | PL310 treats a cacheable write transaction during a Clean & | |
1306 | Invalidate by Way operation. | |
1307 | ||
475d92fc WD |
1308 | config ARM_ERRATA_743622 |
1309 | bool "ARM errata: Faulty hazard checking in the Store Buffer may lead to data corruption" | |
1310 | depends on CPU_V7 | |
1311 | help | |
1312 | This option enables the workaround for the 743622 Cortex-A9 | |
efbc74ac | 1313 | (r2p*) erratum. Under very rare conditions, a faulty |
475d92fc WD |
1314 | optimisation in the Cortex-A9 Store Buffer may lead to data |
1315 | corruption. This workaround sets a specific bit in the diagnostic | |
1316 | register of the Cortex-A9 which disables the Store Buffer | |
1317 | optimisation, preventing the defect from occurring. This has no | |
1318 | visible impact on the overall performance or power consumption of the | |
1319 | processor. | |
1320 | ||
9a27c27c WD |
1321 | config ARM_ERRATA_751472 |
1322 | bool "ARM errata: Interrupted ICIALLUIS may prevent completion of broadcasted operation" | |
ba90c516 | 1323 | depends on CPU_V7 |
9a27c27c WD |
1324 | help |
1325 | This option enables the workaround for the 751472 Cortex-A9 (prior | |
1326 | to r3p0) erratum. An interrupted ICIALLUIS operation may prevent the | |
1327 | completion of a following broadcasted operation if the second | |
1328 | operation is received by a CPU before the ICIALLUIS has completed, | |
1329 | potentially leading to corrupted entries in the cache or TLB. | |
1330 | ||
fa0ce403 WD |
1331 | config PL310_ERRATA_753970 |
1332 | bool "PL310 errata: cache sync operation may be faulty" | |
885028e4 SK |
1333 | depends on CACHE_PL310 |
1334 | help | |
1335 | This option enables the workaround for the 753970 PL310 (r3p0) erratum. | |
1336 | ||
1337 | Under some condition the effect of cache sync operation on | |
1338 | the store buffer still remains when the operation completes. | |
1339 | This means that the store buffer is always asked to drain and | |
1340 | this prevents it from merging any further writes. The workaround | |
1341 | is to replace the normal offset of cache sync operation (0x730) | |
1342 | by another offset targeting an unmapped PL310 register 0x740. | |
1343 | This has the same effect as the cache sync operation: store buffer | |
1344 | drain and waiting for all buffers empty. | |
1345 | ||
fcbdc5fe WD |
1346 | config ARM_ERRATA_754322 |
1347 | bool "ARM errata: possible faulty MMU translations following an ASID switch" | |
1348 | depends on CPU_V7 | |
1349 | help | |
1350 | This option enables the workaround for the 754322 Cortex-A9 (r2p*, | |
1351 | r3p*) erratum. A speculative memory access may cause a page table walk | |
1352 | which starts prior to an ASID switch but completes afterwards. This | |
1353 | can populate the micro-TLB with a stale entry which may be hit with | |
1354 | the new ASID. This workaround places two dsb instructions in the mm | |
1355 | switching code so that no page table walks can cross the ASID switch. | |
1356 | ||
5dab26af WD |
1357 | config ARM_ERRATA_754327 |
1358 | bool "ARM errata: no automatic Store Buffer drain" | |
1359 | depends on CPU_V7 && SMP | |
1360 | help | |
1361 | This option enables the workaround for the 754327 Cortex-A9 (prior to | |
1362 | r2p0) erratum. The Store Buffer does not have any automatic draining | |
1363 | mechanism and therefore a livelock may occur if an external agent | |
1364 | continuously polls a memory location waiting to observe an update. | |
1365 | This workaround defines cpu_relax() as smp_mb(), preventing correctly | |
1366 | written polling loops from denying visibility of updates to memory. | |
1367 | ||
145e10e1 CM |
1368 | config ARM_ERRATA_364296 |
1369 | bool "ARM errata: Possible cache data corruption with hit-under-miss enabled" | |
1370 | depends on CPU_V6 && !SMP | |
1371 | help | |
1372 | This options enables the workaround for the 364296 ARM1136 | |
1373 | r0p2 erratum (possible cache data corruption with | |
1374 | hit-under-miss enabled). It sets the undocumented bit 31 in | |
1375 | the auxiliary control register and the FI bit in the control | |
1376 | register, thus disabling hit-under-miss without putting the | |
1377 | processor into full low interrupt latency mode. ARM11MPCore | |
1378 | is not affected. | |
1379 | ||
f630c1bd WD |
1380 | config ARM_ERRATA_764369 |
1381 | bool "ARM errata: Data cache line maintenance operation by MVA may not succeed" | |
1382 | depends on CPU_V7 && SMP | |
1383 | help | |
1384 | This option enables the workaround for erratum 764369 | |
1385 | affecting Cortex-A9 MPCore with two or more processors (all | |
1386 | current revisions). Under certain timing circumstances, a data | |
1387 | cache line maintenance operation by MVA targeting an Inner | |
1388 | Shareable memory region may fail to proceed up to either the | |
1389 | Point of Coherency or to the Point of Unification of the | |
1390 | system. This workaround adds a DSB instruction before the | |
1391 | relevant cache maintenance functions and sets a specific bit | |
1392 | in the diagnostic control register of the SCU. | |
1393 | ||
11ed0ba1 WD |
1394 | config PL310_ERRATA_769419 |
1395 | bool "PL310 errata: no automatic Store Buffer drain" | |
1396 | depends on CACHE_L2X0 | |
1397 | help | |
1398 | On revisions of the PL310 prior to r3p2, the Store Buffer does | |
1399 | not automatically drain. This can cause normal, non-cacheable | |
1400 | writes to be retained when the memory system is idle, leading | |
1401 | to suboptimal I/O performance for drivers using coherent DMA. | |
1402 | This option adds a write barrier to the cpu_idle loop so that, | |
1403 | on systems with an outer cache, the store buffer is drained | |
1404 | explicitly. | |
1405 | ||
7253b85c SH |
1406 | config ARM_ERRATA_775420 |
1407 | bool "ARM errata: A data cache maintenance operation which aborts, might lead to deadlock" | |
1408 | depends on CPU_V7 | |
1409 | help | |
1410 | This option enables the workaround for the 775420 Cortex-A9 (r2p2, | |
1411 | r2p6,r2p8,r2p10,r3p0) erratum. In case a date cache maintenance | |
1412 | operation aborts with MMU exception, it might cause the processor | |
1413 | to deadlock. This workaround puts DSB before executing ISB if | |
1414 | an abort may occur on cache maintenance. | |
1415 | ||
1da177e4 LT |
1416 | endmenu |
1417 | ||
1418 | source "arch/arm/common/Kconfig" | |
1419 | ||
1da177e4 LT |
1420 | menu "Bus support" |
1421 | ||
1422 | config ARM_AMBA | |
1423 | bool | |
1424 | ||
1425 | config ISA | |
1426 | bool | |
1da177e4 LT |
1427 | help |
1428 | Find out whether you have ISA slots on your motherboard. ISA is the | |
1429 | name of a bus system, i.e. the way the CPU talks to the other stuff | |
1430 | inside your box. Other bus systems are PCI, EISA, MicroChannel | |
1431 | (MCA) or VESA. ISA is an older system, now being displaced by PCI; | |
1432 | newer boards don't support it. If you have ISA, say Y, otherwise N. | |
1433 | ||
065909b9 | 1434 | # Select ISA DMA controller support |
1da177e4 LT |
1435 | config ISA_DMA |
1436 | bool | |
065909b9 | 1437 | select ISA_DMA_API |
1da177e4 | 1438 | |
065909b9 | 1439 | # Select ISA DMA interface |
5cae841b AV |
1440 | config ISA_DMA_API |
1441 | bool | |
5cae841b | 1442 | |
1da177e4 | 1443 | config PCI |
0b05da72 | 1444 | bool "PCI support" if MIGHT_HAVE_PCI |
1da177e4 LT |
1445 | help |
1446 | Find out whether you have a PCI motherboard. PCI is the name of a | |
1447 | bus system, i.e. the way the CPU talks to the other stuff inside | |
1448 | your box. Other bus systems are ISA, EISA, MicroChannel (MCA) or | |
1449 | VESA. If you have PCI, say Y, otherwise N. | |
1450 | ||
52882173 AV |
1451 | config PCI_DOMAINS |
1452 | bool | |
1453 | depends on PCI | |
1454 | ||
b080ac8a MRJ |
1455 | config PCI_NANOENGINE |
1456 | bool "BSE nanoEngine PCI support" | |
1457 | depends on SA1100_NANOENGINE | |
1458 | help | |
1459 | Enable PCI on the BSE nanoEngine board. | |
1460 | ||
36e23590 MW |
1461 | config PCI_SYSCALL |
1462 | def_bool PCI | |
1463 | ||
1da177e4 LT |
1464 | # Select the host bridge type |
1465 | config PCI_HOST_VIA82C505 | |
1466 | bool | |
1467 | depends on PCI && ARCH_SHARK | |
1468 | default y | |
1469 | ||
a0113a99 MR |
1470 | config PCI_HOST_ITE8152 |
1471 | bool | |
1472 | depends on PCI && MACH_ARMCORE | |
1473 | default y | |
1474 | select DMABOUNCE | |
1475 | ||
1da177e4 LT |
1476 | source "drivers/pci/Kconfig" |
1477 | ||
1478 | source "drivers/pcmcia/Kconfig" | |
1479 | ||
1480 | endmenu | |
1481 | ||
1482 | menu "Kernel Features" | |
1483 | ||
3b55658a DM |
1484 | config HAVE_SMP |
1485 | bool | |
1486 | help | |
1487 | This option should be selected by machines which have an SMP- | |
1488 | capable CPU. | |
1489 | ||
1490 | The only effect of this option is to make the SMP-related | |
1491 | options available to the user for configuration. | |
1492 | ||
1da177e4 | 1493 | config SMP |
bb2d8130 | 1494 | bool "Symmetric Multi-Processing" |
fbb4ddac | 1495 | depends on CPU_V6K || CPU_V7 |
bc28248e | 1496 | depends on GENERIC_CLOCKEVENTS |
3b55658a | 1497 | depends on HAVE_SMP |
9934ebb8 | 1498 | depends on MMU |
89c3dedf | 1499 | select HAVE_ARM_SCU if !ARCH_MSM_SCORPIONMP |
b1b3f49c | 1500 | select USE_GENERIC_SMP_HELPERS |
1da177e4 LT |
1501 | help |
1502 | This enables support for systems with more than one CPU. If you have | |
1503 | a system with only one CPU, like most personal computers, say N. If | |
1504 | you have a system with more than one CPU, say Y. | |
1505 | ||
1506 | If you say N here, the kernel will run on single and multiprocessor | |
1507 | machines, but will use only one CPU of a multiprocessor machine. If | |
1508 | you say Y here, the kernel will run on many, but not all, single | |
1509 | processor machines. On a single processor machine, the kernel will | |
1510 | run faster if you say N here. | |
1511 | ||
395cf969 | 1512 | See also <file:Documentation/x86/i386/IO-APIC.txt>, |
1da177e4 | 1513 | <file:Documentation/nmi_watchdog.txt> and the SMP-HOWTO available at |
50a23e6e | 1514 | <http://tldp.org/HOWTO/SMP-HOWTO.html>. |
1da177e4 LT |
1515 | |
1516 | If you don't know what to do here, say N. | |
1517 | ||
f00ec48f RK |
1518 | config SMP_ON_UP |
1519 | bool "Allow booting SMP kernel on uniprocessor systems (EXPERIMENTAL)" | |
1520 | depends on EXPERIMENTAL | |
4d2692a7 | 1521 | depends on SMP && !XIP_KERNEL |
f00ec48f RK |
1522 | default y |
1523 | help | |
1524 | SMP kernels contain instructions which fail on non-SMP processors. | |
1525 | Enabling this option allows the kernel to modify itself to make | |
1526 | these instructions safe. Disabling it allows about 1K of space | |
1527 | savings. | |
1528 | ||
1529 | If you don't know what to do here, say Y. | |
1530 | ||
c9018aab VG |
1531 | config ARM_CPU_TOPOLOGY |
1532 | bool "Support cpu topology definition" | |
1533 | depends on SMP && CPU_V7 | |
1534 | default y | |
1535 | help | |
1536 | Support ARM cpu topology definition. The MPIDR register defines | |
1537 | affinity between processors which is then used to describe the cpu | |
1538 | topology of an ARM System. | |
1539 | ||
1540 | config SCHED_MC | |
1541 | bool "Multi-core scheduler support" | |
1542 | depends on ARM_CPU_TOPOLOGY | |
1543 | help | |
1544 | Multi-core scheduler support improves the CPU scheduler's decision | |
1545 | making when dealing with multi-core CPU chips at a cost of slightly | |
1546 | increased overhead in some places. If unsure say N here. | |
1547 | ||
1548 | config SCHED_SMT | |
1549 | bool "SMT scheduler support" | |
1550 | depends on ARM_CPU_TOPOLOGY | |
1551 | help | |
1552 | Improves the CPU scheduler's decision making when dealing with | |
1553 | MultiThreading at a cost of slightly increased overhead in some | |
1554 | places. If unsure say N here. | |
1555 | ||
a8cbcd92 RK |
1556 | config HAVE_ARM_SCU |
1557 | bool | |
a8cbcd92 RK |
1558 | help |
1559 | This option enables support for the ARM system coherency unit | |
1560 | ||
022c03a2 MZ |
1561 | config ARM_ARCH_TIMER |
1562 | bool "Architected timer support" | |
1563 | depends on CPU_V7 | |
1564 | help | |
1565 | This option enables support for the ARM architected timer | |
1566 | ||
f32f4ce2 RK |
1567 | config HAVE_ARM_TWD |
1568 | bool | |
1569 | depends on SMP | |
1570 | help | |
1571 | This options enables support for the ARM timer and watchdog unit | |
1572 | ||
8d5796d2 LB |
1573 | choice |
1574 | prompt "Memory split" | |
1575 | default VMSPLIT_3G | |
1576 | help | |
1577 | Select the desired split between kernel and user memory. | |
1578 | ||
1579 | If you are not absolutely sure what you are doing, leave this | |
1580 | option alone! | |
1581 | ||
1582 | config VMSPLIT_3G | |
1583 | bool "3G/1G user/kernel split" | |
1584 | config VMSPLIT_2G | |
1585 | bool "2G/2G user/kernel split" | |
1586 | config VMSPLIT_1G | |
1587 | bool "1G/3G user/kernel split" | |
1588 | endchoice | |
1589 | ||
1590 | config PAGE_OFFSET | |
1591 | hex | |
1592 | default 0x40000000 if VMSPLIT_1G | |
1593 | default 0x80000000 if VMSPLIT_2G | |
1594 | default 0xC0000000 | |
1595 | ||
1da177e4 LT |
1596 | config NR_CPUS |
1597 | int "Maximum number of CPUs (2-32)" | |
1598 | range 2 32 | |
1599 | depends on SMP | |
1600 | default "4" | |
1601 | ||
a054a811 RK |
1602 | config HOTPLUG_CPU |
1603 | bool "Support for hot-pluggable CPUs (EXPERIMENTAL)" | |
1604 | depends on SMP && HOTPLUG && EXPERIMENTAL | |
1605 | help | |
1606 | Say Y here to experiment with turning CPUs off and on. CPUs | |
1607 | can be controlled through /sys/devices/system/cpu. | |
1608 | ||
37ee16ae RK |
1609 | config LOCAL_TIMERS |
1610 | bool "Use local timer interrupts" | |
971acb9b | 1611 | depends on SMP |
37ee16ae | 1612 | default y |
30d8bead | 1613 | select HAVE_ARM_TWD if (!ARCH_MSM_SCORPIONMP && !EXYNOS4_MCT) |
37ee16ae RK |
1614 | help |
1615 | Enable support for local timers on SMP platforms, rather then the | |
1616 | legacy IPI broadcast method. Local timers allows the system | |
1617 | accounting to be spread across the timer interval, preventing a | |
1618 | "thundering herd" at every timer tick. | |
1619 | ||
44986ab0 PDSN |
1620 | config ARCH_NR_GPIO |
1621 | int | |
3dea19e8 | 1622 | default 1024 if ARCH_SHMOBILE || ARCH_TEGRA |
70227a45 | 1623 | default 355 if ARCH_U8500 |
9a01ec30 | 1624 | default 264 if MACH_H4700 |
39f47d9f | 1625 | default 512 if SOC_OMAP5 |
e9a91de7 | 1626 | default 288 if ARCH_VT8500 |
44986ab0 PDSN |
1627 | default 0 |
1628 | help | |
1629 | Maximum number of GPIOs in the system. | |
1630 | ||
1631 | If unsure, leave the default value. | |
1632 | ||
d45a398f | 1633 | source kernel/Kconfig.preempt |
1da177e4 | 1634 | |
f8065813 RK |
1635 | config HZ |
1636 | int | |
b130d5c2 | 1637 | default 200 if ARCH_EBSA110 || ARCH_S3C24XX || ARCH_S5P64X0 || \ |
a73ddc61 | 1638 | ARCH_S5PV210 || ARCH_EXYNOS4 |
bfe65704 | 1639 | default OMAP_32K_TIMER_HZ if ARCH_OMAP && OMAP_32K_TIMER |
5248c657 | 1640 | default AT91_TIMER_HZ if ARCH_AT91 |
5da3e714 | 1641 | default SHMOBILE_TIMER_HZ if ARCH_SHMOBILE |
f8065813 RK |
1642 | default 100 |
1643 | ||
16c79651 | 1644 | config THUMB2_KERNEL |
4a50bfe3 | 1645 | bool "Compile the kernel in Thumb-2 mode (EXPERIMENTAL)" |
e399b1a4 | 1646 | depends on CPU_V7 && !CPU_V6 && !CPU_V6K && EXPERIMENTAL |
16c79651 CM |
1647 | select AEABI |
1648 | select ARM_ASM_UNIFIED | |
89bace65 | 1649 | select ARM_UNWIND |
16c79651 CM |
1650 | help |
1651 | By enabling this option, the kernel will be compiled in | |
1652 | Thumb-2 mode. A compiler/assembler that understand the unified | |
1653 | ARM-Thumb syntax is needed. | |
1654 | ||
1655 | If unsure, say N. | |
1656 | ||
6f685c5c DM |
1657 | config THUMB2_AVOID_R_ARM_THM_JUMP11 |
1658 | bool "Work around buggy Thumb-2 short branch relocations in gas" | |
1659 | depends on THUMB2_KERNEL && MODULES | |
1660 | default y | |
1661 | help | |
1662 | Various binutils versions can resolve Thumb-2 branches to | |
1663 | locally-defined, preemptible global symbols as short-range "b.n" | |
1664 | branch instructions. | |
1665 | ||
1666 | This is a problem, because there's no guarantee the final | |
1667 | destination of the symbol, or any candidate locations for a | |
1668 | trampoline, are within range of the branch. For this reason, the | |
1669 | kernel does not support fixing up the R_ARM_THM_JUMP11 (102) | |
1670 | relocation in modules at all, and it makes little sense to add | |
1671 | support. | |
1672 | ||
1673 | The symptom is that the kernel fails with an "unsupported | |
1674 | relocation" error when loading some modules. | |
1675 | ||
1676 | Until fixed tools are available, passing | |
1677 | -fno-optimize-sibling-calls to gcc should prevent gcc generating | |
1678 | code which hits this problem, at the cost of a bit of extra runtime | |
1679 | stack usage in some cases. | |
1680 | ||
1681 | The problem is described in more detail at: | |
1682 | https://bugs.launchpad.net/binutils-linaro/+bug/725126 | |
1683 | ||
1684 | Only Thumb-2 kernels are affected. | |
1685 | ||
1686 | Unless you are sure your tools don't have this problem, say Y. | |
1687 | ||
0becb088 CM |
1688 | config ARM_ASM_UNIFIED |
1689 | bool | |
1690 | ||
704bdda0 NP |
1691 | config AEABI |
1692 | bool "Use the ARM EABI to compile the kernel" | |
1693 | help | |
1694 | This option allows for the kernel to be compiled using the latest | |
1695 | ARM ABI (aka EABI). This is only useful if you are using a user | |
1696 | space environment that is also compiled with EABI. | |
1697 | ||
1698 | Since there are major incompatibilities between the legacy ABI and | |
1699 | EABI, especially with regard to structure member alignment, this | |
1700 | option also changes the kernel syscall calling convention to | |
1701 | disambiguate both ABIs and allow for backward compatibility support | |
1702 | (selected with CONFIG_OABI_COMPAT). | |
1703 | ||
1704 | To use this you need GCC version 4.0.0 or later. | |
1705 | ||
6c90c872 | 1706 | config OABI_COMPAT |
a73a3ff1 | 1707 | bool "Allow old ABI binaries to run with this kernel (EXPERIMENTAL)" |
9bc433a1 | 1708 | depends on AEABI && EXPERIMENTAL && !THUMB2_KERNEL |
6c90c872 NP |
1709 | default y |
1710 | help | |
1711 | This option preserves the old syscall interface along with the | |
1712 | new (ARM EABI) one. It also provides a compatibility layer to | |
1713 | intercept syscalls that have structure arguments which layout | |
1714 | in memory differs between the legacy ABI and the new ARM EABI | |
1715 | (only for non "thumb" binaries). This option adds a tiny | |
1716 | overhead to all syscalls and produces a slightly larger kernel. | |
1717 | If you know you'll be using only pure EABI user space then you | |
1718 | can say N here. If this option is not selected and you attempt | |
1719 | to execute a legacy ABI binary then the result will be | |
1720 | UNPREDICTABLE (in fact it can be predicted that it won't work | |
1721 | at all). If in doubt say Y. | |
1722 | ||
eb33575c | 1723 | config ARCH_HAS_HOLES_MEMORYMODEL |
e80d6a24 | 1724 | bool |
e80d6a24 | 1725 | |
05944d74 RK |
1726 | config ARCH_SPARSEMEM_ENABLE |
1727 | bool | |
1728 | ||
07a2f737 RK |
1729 | config ARCH_SPARSEMEM_DEFAULT |
1730 | def_bool ARCH_SPARSEMEM_ENABLE | |
1731 | ||
05944d74 | 1732 | config ARCH_SELECT_MEMORY_MODEL |
be370302 | 1733 | def_bool ARCH_SPARSEMEM_ENABLE |
c80d79d7 | 1734 | |
7b7bf499 WD |
1735 | config HAVE_ARCH_PFN_VALID |
1736 | def_bool ARCH_HAS_HOLES_MEMORYMODEL || !SPARSEMEM | |
1737 | ||
053a96ca | 1738 | config HIGHMEM |
e8db89a2 RK |
1739 | bool "High Memory Support" |
1740 | depends on MMU | |
053a96ca NP |
1741 | help |
1742 | The address space of ARM processors is only 4 Gigabytes large | |
1743 | and it has to accommodate user address space, kernel address | |
1744 | space as well as some memory mapped IO. That means that, if you | |
1745 | have a large amount of physical memory and/or IO, not all of the | |
1746 | memory can be "permanently mapped" by the kernel. The physical | |
1747 | memory that is not permanently mapped is called "high memory". | |
1748 | ||
1749 | Depending on the selected kernel/user memory split, minimum | |
1750 | vmalloc space and actual amount of RAM, you may not need this | |
1751 | option which should result in a slightly faster kernel. | |
1752 | ||
1753 | If unsure, say n. | |
1754 | ||
65cec8e3 RK |
1755 | config HIGHPTE |
1756 | bool "Allocate 2nd-level pagetables from highmem" | |
1757 | depends on HIGHMEM | |
65cec8e3 | 1758 | |
1b8873a0 JI |
1759 | config HW_PERF_EVENTS |
1760 | bool "Enable hardware performance counter support for perf events" | |
f0d1bc47 | 1761 | depends on PERF_EVENTS |
1b8873a0 JI |
1762 | default y |
1763 | help | |
1764 | Enable hardware performance counter support for perf events. If | |
1765 | disabled, perf events will use software events only. | |
1766 | ||
3f22ab27 DH |
1767 | source "mm/Kconfig" |
1768 | ||
c1b2d970 MD |
1769 | config FORCE_MAX_ZONEORDER |
1770 | int "Maximum zone order" if ARCH_SHMOBILE | |
1771 | range 11 64 if ARCH_SHMOBILE | |
898f08e1 | 1772 | default "12" if SOC_AM33XX |
c1b2d970 MD |
1773 | default "9" if SA1111 |
1774 | default "11" | |
1775 | help | |
1776 | The kernel memory allocator divides physically contiguous memory | |
1777 | blocks into "zones", where each zone is a power of two number of | |
1778 | pages. This option selects the largest power of two that the kernel | |
1779 | keeps in the memory allocator. If you need to allocate very large | |
1780 | blocks of physically contiguous memory, then you may need to | |
1781 | increase this value. | |
1782 | ||
1783 | This config option is actually maximum order plus one. For example, | |
1784 | a value of 11 means that the largest free memory block is 2^10 pages. | |
1785 | ||
1da177e4 LT |
1786 | config ALIGNMENT_TRAP |
1787 | bool | |
f12d0d7c | 1788 | depends on CPU_CP15_MMU |
1da177e4 | 1789 | default y if !ARCH_EBSA110 |
e119bfff | 1790 | select HAVE_PROC_CPU if PROC_FS |
1da177e4 | 1791 | help |
84eb8d06 | 1792 | ARM processors cannot fetch/store information which is not |
1da177e4 LT |
1793 | naturally aligned on the bus, i.e., a 4 byte fetch must start at an |
1794 | address divisible by 4. On 32-bit ARM processors, these non-aligned | |
1795 | fetch/store instructions will be emulated in software if you say | |
1796 | here, which has a severe performance impact. This is necessary for | |
1797 | correct operation of some network protocols. With an IP-only | |
1798 | configuration it is safe to say N, otherwise say Y. | |
1799 | ||
39ec58f3 | 1800 | config UACCESS_WITH_MEMCPY |
38ef2ad5 LW |
1801 | bool "Use kernel mem{cpy,set}() for {copy_to,clear}_user()" |
1802 | depends on MMU | |
39ec58f3 LB |
1803 | default y if CPU_FEROCEON |
1804 | help | |
1805 | Implement faster copy_to_user and clear_user methods for CPU | |
1806 | cores where a 8-word STM instruction give significantly higher | |
1807 | memory write throughput than a sequence of individual 32bit stores. | |
1808 | ||
1809 | A possible side effect is a slight increase in scheduling latency | |
1810 | between threads sharing the same address space if they invoke | |
1811 | such copy operations with large buffers. | |
1812 | ||
1813 | However, if the CPU data cache is using a write-allocate mode, | |
1814 | this option is unlikely to provide any performance gain. | |
1815 | ||
70c70d97 NP |
1816 | config SECCOMP |
1817 | bool | |
1818 | prompt "Enable seccomp to safely compute untrusted bytecode" | |
1819 | ---help--- | |
1820 | This kernel feature is useful for number crunching applications | |
1821 | that may need to compute untrusted bytecode during their | |
1822 | execution. By using pipes or other transports made available to | |
1823 | the process as file descriptors supporting the read/write | |
1824 | syscalls, it's possible to isolate those applications in | |
1825 | their own address space using seccomp. Once seccomp is | |
1826 | enabled via prctl(PR_SET_SECCOMP), it cannot be disabled | |
1827 | and the task is only allowed to execute a few safe syscalls | |
1828 | defined by each seccomp mode. | |
1829 | ||
c743f380 NP |
1830 | config CC_STACKPROTECTOR |
1831 | bool "Enable -fstack-protector buffer overflow detection (EXPERIMENTAL)" | |
4a50bfe3 | 1832 | depends on EXPERIMENTAL |
c743f380 NP |
1833 | help |
1834 | This option turns on the -fstack-protector GCC feature. This | |
1835 | feature puts, at the beginning of functions, a canary value on | |
1836 | the stack just before the return address, and validates | |
1837 | the value just before actually returning. Stack based buffer | |
1838 | overflows (that need to overwrite this return address) now also | |
1839 | overwrite the canary, which gets detected and the attack is then | |
1840 | neutralized via a kernel panic. | |
1841 | This feature requires gcc version 4.2 or above. | |
1842 | ||
eff8d644 SS |
1843 | config XEN_DOM0 |
1844 | def_bool y | |
1845 | depends on XEN | |
1846 | ||
1847 | config XEN | |
1848 | bool "Xen guest support on ARM (EXPERIMENTAL)" | |
1849 | depends on EXPERIMENTAL && ARM && OF | |
1850 | help | |
1851 | Say Y if you want to run Linux in a Virtual Machine on Xen on ARM. | |
1852 | ||
1da177e4 LT |
1853 | endmenu |
1854 | ||
1855 | menu "Boot options" | |
1856 | ||
9eb8f674 GL |
1857 | config USE_OF |
1858 | bool "Flattened Device Tree support" | |
b1b3f49c | 1859 | select IRQ_DOMAIN |
9eb8f674 GL |
1860 | select OF |
1861 | select OF_EARLY_FLATTREE | |
1862 | help | |
1863 | Include support for flattened device tree machine descriptions. | |
1864 | ||
bd51e2f5 NP |
1865 | config ATAGS |
1866 | bool "Support for the traditional ATAGS boot data passing" if USE_OF | |
1867 | default y | |
1868 | help | |
1869 | This is the traditional way of passing data to the kernel at boot | |
1870 | time. If you are solely relying on the flattened device tree (or | |
1871 | the ARM_ATAG_DTB_COMPAT option) then you may unselect this option | |
1872 | to remove ATAGS support from your kernel binary. If unsure, | |
1873 | leave this to y. | |
1874 | ||
1875 | config DEPRECATED_PARAM_STRUCT | |
1876 | bool "Provide old way to pass kernel parameters" | |
1877 | depends on ATAGS | |
1878 | help | |
1879 | This was deprecated in 2001 and announced to live on for 5 years. | |
1880 | Some old boot loaders still use this way. | |
1881 | ||
1da177e4 LT |
1882 | # Compressed boot loader in ROM. Yes, we really want to ask about |
1883 | # TEXT and BSS so we preserve their values in the config files. | |
1884 | config ZBOOT_ROM_TEXT | |
1885 | hex "Compressed ROM boot loader base address" | |
1886 | default "0" | |
1887 | help | |
1888 | The physical address at which the ROM-able zImage is to be | |
1889 | placed in the target. Platforms which normally make use of | |
1890 | ROM-able zImage formats normally set this to a suitable | |
1891 | value in their defconfig file. | |
1892 | ||
1893 | If ZBOOT_ROM is not enabled, this has no effect. | |
1894 | ||
1895 | config ZBOOT_ROM_BSS | |
1896 | hex "Compressed ROM boot loader BSS address" | |
1897 | default "0" | |
1898 | help | |
f8c440b2 DF |
1899 | The base address of an area of read/write memory in the target |
1900 | for the ROM-able zImage which must be available while the | |
1901 | decompressor is running. It must be large enough to hold the | |
1902 | entire decompressed kernel plus an additional 128 KiB. | |
1903 | Platforms which normally make use of ROM-able zImage formats | |
1904 | normally set this to a suitable value in their defconfig file. | |
1da177e4 LT |
1905 | |
1906 | If ZBOOT_ROM is not enabled, this has no effect. | |
1907 | ||
1908 | config ZBOOT_ROM | |
1909 | bool "Compressed boot loader in ROM/flash" | |
1910 | depends on ZBOOT_ROM_TEXT != ZBOOT_ROM_BSS | |
1911 | help | |
1912 | Say Y here if you intend to execute your compressed kernel image | |
1913 | (zImage) directly from ROM or flash. If unsure, say N. | |
1914 | ||
090ab3ff SH |
1915 | choice |
1916 | prompt "Include SD/MMC loader in zImage (EXPERIMENTAL)" | |
1917 | depends on ZBOOT_ROM && ARCH_SH7372 && EXPERIMENTAL | |
1918 | default ZBOOT_ROM_NONE | |
1919 | help | |
1920 | Include experimental SD/MMC loading code in the ROM-able zImage. | |
59bf8964 | 1921 | With this enabled it is possible to write the ROM-able zImage |
090ab3ff SH |
1922 | kernel image to an MMC or SD card and boot the kernel straight |
1923 | from the reset vector. At reset the processor Mask ROM will load | |
59bf8964 | 1924 | the first part of the ROM-able zImage which in turn loads the |
090ab3ff SH |
1925 | rest the kernel image to RAM. |
1926 | ||
1927 | config ZBOOT_ROM_NONE | |
1928 | bool "No SD/MMC loader in zImage (EXPERIMENTAL)" | |
1929 | help | |
1930 | Do not load image from SD or MMC | |
1931 | ||
f45b1149 SH |
1932 | config ZBOOT_ROM_MMCIF |
1933 | bool "Include MMCIF loader in zImage (EXPERIMENTAL)" | |
f45b1149 | 1934 | help |
090ab3ff SH |
1935 | Load image from MMCIF hardware block. |
1936 | ||
1937 | config ZBOOT_ROM_SH_MOBILE_SDHI | |
1938 | bool "Include SuperH Mobile SDHI loader in zImage (EXPERIMENTAL)" | |
1939 | help | |
1940 | Load image from SDHI hardware block | |
1941 | ||
1942 | endchoice | |
f45b1149 | 1943 | |
e2a6a3aa JB |
1944 | config ARM_APPENDED_DTB |
1945 | bool "Use appended device tree blob to zImage (EXPERIMENTAL)" | |
1946 | depends on OF && !ZBOOT_ROM && EXPERIMENTAL | |
1947 | help | |
1948 | With this option, the boot code will look for a device tree binary | |
1949 | (DTB) appended to zImage | |
1950 | (e.g. cat zImage <filename>.dtb > zImage_w_dtb). | |
1951 | ||
1952 | This is meant as a backward compatibility convenience for those | |
1953 | systems with a bootloader that can't be upgraded to accommodate | |
1954 | the documented boot protocol using a device tree. | |
1955 | ||
1956 | Beware that there is very little in terms of protection against | |
1957 | this option being confused by leftover garbage in memory that might | |
1958 | look like a DTB header after a reboot if no actual DTB is appended | |
1959 | to zImage. Do not leave this option active in a production kernel | |
1960 | if you don't intend to always append a DTB. Proper passing of the | |
1961 | location into r2 of a bootloader provided DTB is always preferable | |
1962 | to this option. | |
1963 | ||
b90b9a38 NP |
1964 | config ARM_ATAG_DTB_COMPAT |
1965 | bool "Supplement the appended DTB with traditional ATAG information" | |
1966 | depends on ARM_APPENDED_DTB | |
1967 | help | |
1968 | Some old bootloaders can't be updated to a DTB capable one, yet | |
1969 | they provide ATAGs with memory configuration, the ramdisk address, | |
1970 | the kernel cmdline string, etc. Such information is dynamically | |
1971 | provided by the bootloader and can't always be stored in a static | |
1972 | DTB. To allow a device tree enabled kernel to be used with such | |
1973 | bootloaders, this option allows zImage to extract the information | |
1974 | from the ATAG list and store it at run time into the appended DTB. | |
1975 | ||
d0f34a11 GR |
1976 | choice |
1977 | prompt "Kernel command line type" if ARM_ATAG_DTB_COMPAT | |
1978 | default ARM_ATAG_DTB_COMPAT_CMDLINE_FROM_BOOTLOADER | |
1979 | ||
1980 | config ARM_ATAG_DTB_COMPAT_CMDLINE_FROM_BOOTLOADER | |
1981 | bool "Use bootloader kernel arguments if available" | |
1982 | help | |
1983 | Uses the command-line options passed by the boot loader instead of | |
1984 | the device tree bootargs property. If the boot loader doesn't provide | |
1985 | any, the device tree bootargs property will be used. | |
1986 | ||
1987 | config ARM_ATAG_DTB_COMPAT_CMDLINE_EXTEND | |
1988 | bool "Extend with bootloader kernel arguments" | |
1989 | help | |
1990 | The command-line arguments provided by the boot loader will be | |
1991 | appended to the the device tree bootargs property. | |
1992 | ||
1993 | endchoice | |
1994 | ||
1da177e4 LT |
1995 | config CMDLINE |
1996 | string "Default kernel command string" | |
1997 | default "" | |
1998 | help | |
1999 | On some architectures (EBSA110 and CATS), there is currently no way | |
2000 | for the boot loader to pass arguments to the kernel. For these | |
2001 | architectures, you should supply some command-line options at build | |
2002 | time by entering them here. As a minimum, you should specify the | |
2003 | memory size and the root device (e.g., mem=64M root=/dev/nfs). | |
2004 | ||
4394c124 VB |
2005 | choice |
2006 | prompt "Kernel command line type" if CMDLINE != "" | |
2007 | default CMDLINE_FROM_BOOTLOADER | |
bd51e2f5 | 2008 | depends on ATAGS |
4394c124 VB |
2009 | |
2010 | config CMDLINE_FROM_BOOTLOADER | |
2011 | bool "Use bootloader kernel arguments if available" | |
2012 | help | |
2013 | Uses the command-line options passed by the boot loader. If | |
2014 | the boot loader doesn't provide any, the default kernel command | |
2015 | string provided in CMDLINE will be used. | |
2016 | ||
2017 | config CMDLINE_EXTEND | |
2018 | bool "Extend bootloader kernel arguments" | |
2019 | help | |
2020 | The command-line arguments provided by the boot loader will be | |
2021 | appended to the default kernel command string. | |
2022 | ||
92d2040d AH |
2023 | config CMDLINE_FORCE |
2024 | bool "Always use the default kernel command string" | |
92d2040d AH |
2025 | help |
2026 | Always use the default kernel command string, even if the boot | |
2027 | loader passes other arguments to the kernel. | |
2028 | This is useful if you cannot or don't want to change the | |
2029 | command-line options your boot loader passes to the kernel. | |
4394c124 | 2030 | endchoice |
92d2040d | 2031 | |
1da177e4 LT |
2032 | config XIP_KERNEL |
2033 | bool "Kernel Execute-In-Place from ROM" | |
387798b3 | 2034 | depends on !ZBOOT_ROM && !ARM_LPAE && !ARCH_MULTIPLATFORM |
1da177e4 LT |
2035 | help |
2036 | Execute-In-Place allows the kernel to run from non-volatile storage | |
2037 | directly addressable by the CPU, such as NOR flash. This saves RAM | |
2038 | space since the text section of the kernel is not loaded from flash | |
2039 | to RAM. Read-write sections, such as the data section and stack, | |
2040 | are still copied to RAM. The XIP kernel is not compressed since | |
2041 | it has to run directly from flash, so it will take more space to | |
2042 | store it. The flash address used to link the kernel object files, | |
2043 | and for storing it, is configuration dependent. Therefore, if you | |
2044 | say Y here, you must know the proper physical address where to | |
2045 | store the kernel image depending on your own flash memory usage. | |
2046 | ||
2047 | Also note that the make target becomes "make xipImage" rather than | |
2048 | "make zImage" or "make Image". The final kernel binary to put in | |
2049 | ROM memory will be arch/arm/boot/xipImage. | |
2050 | ||
2051 | If unsure, say N. | |
2052 | ||
2053 | config XIP_PHYS_ADDR | |
2054 | hex "XIP Kernel Physical Location" | |
2055 | depends on XIP_KERNEL | |
2056 | default "0x00080000" | |
2057 | help | |
2058 | This is the physical address in your flash memory the kernel will | |
2059 | be linked for and stored to. This address is dependent on your | |
2060 | own flash usage. | |
2061 | ||
c587e4a6 RP |
2062 | config KEXEC |
2063 | bool "Kexec system call (EXPERIMENTAL)" | |
02b73e2e | 2064 | depends on EXPERIMENTAL && (!SMP || HOTPLUG_CPU) |
c587e4a6 RP |
2065 | help |
2066 | kexec is a system call that implements the ability to shutdown your | |
2067 | current kernel, and to start another kernel. It is like a reboot | |
01dd2fbf | 2068 | but it is independent of the system firmware. And like a reboot |
c587e4a6 RP |
2069 | you can start any kernel with it, not just Linux. |
2070 | ||
2071 | It is an ongoing process to be certain the hardware in a machine | |
2072 | is properly shutdown, so do not be surprised if this code does not | |
2073 | initially work for you. It may help to enable device hotplugging | |
2074 | support. | |
2075 | ||
4cd9d6f7 RP |
2076 | config ATAGS_PROC |
2077 | bool "Export atags in procfs" | |
bd51e2f5 | 2078 | depends on ATAGS && KEXEC |
b98d7291 | 2079 | default y |
4cd9d6f7 RP |
2080 | help |
2081 | Should the atags used to boot the kernel be exported in an "atags" | |
2082 | file in procfs. Useful with kexec. | |
2083 | ||
cb5d39b3 MW |
2084 | config CRASH_DUMP |
2085 | bool "Build kdump crash kernel (EXPERIMENTAL)" | |
2086 | depends on EXPERIMENTAL | |
2087 | help | |
2088 | Generate crash dump after being started by kexec. This should | |
2089 | be normally only set in special crash dump kernels which are | |
2090 | loaded in the main kernel with kexec-tools into a specially | |
2091 | reserved region and then later executed after a crash by | |
2092 | kdump/kexec. The crash dump kernel must be compiled to a | |
2093 | memory address not used by the main kernel | |
2094 | ||
2095 | For more details see Documentation/kdump/kdump.txt | |
2096 | ||
e69edc79 EM |
2097 | config AUTO_ZRELADDR |
2098 | bool "Auto calculation of the decompressed kernel image address" | |
2099 | depends on !ZBOOT_ROM && !ARCH_U300 | |
2100 | help | |
2101 | ZRELADDR is the physical address where the decompressed kernel | |
2102 | image will be placed. If AUTO_ZRELADDR is selected, the address | |
2103 | will be determined at run-time by masking the current IP with | |
2104 | 0xf8000000. This assumes the zImage being placed in the first 128MB | |
2105 | from start of memory. | |
2106 | ||
1da177e4 LT |
2107 | endmenu |
2108 | ||
ac9d7efc | 2109 | menu "CPU Power Management" |
1da177e4 | 2110 | |
89c52ed4 | 2111 | if ARCH_HAS_CPUFREQ |
1da177e4 LT |
2112 | |
2113 | source "drivers/cpufreq/Kconfig" | |
2114 | ||
64f102b6 YS |
2115 | config CPU_FREQ_IMX |
2116 | tristate "CPUfreq driver for i.MX CPUs" | |
2117 | depends on ARCH_MXC && CPU_FREQ | |
f637c4c9 | 2118 | select CPU_FREQ_TABLE |
64f102b6 YS |
2119 | help |
2120 | This enables the CPUfreq driver for i.MX CPUs. | |
2121 | ||
1da177e4 LT |
2122 | config CPU_FREQ_SA1100 |
2123 | bool | |
1da177e4 LT |
2124 | |
2125 | config CPU_FREQ_SA1110 | |
2126 | bool | |
1da177e4 LT |
2127 | |
2128 | config CPU_FREQ_INTEGRATOR | |
2129 | tristate "CPUfreq driver for ARM Integrator CPUs" | |
2130 | depends on ARCH_INTEGRATOR && CPU_FREQ | |
2131 | default y | |
2132 | help | |
2133 | This enables the CPUfreq driver for ARM Integrator CPUs. | |
2134 | ||
2135 | For details, take a look at <file:Documentation/cpu-freq>. | |
2136 | ||
2137 | If in doubt, say Y. | |
2138 | ||
9e2697ff RK |
2139 | config CPU_FREQ_PXA |
2140 | bool | |
2141 | depends on CPU_FREQ && ARCH_PXA && PXA25x | |
2142 | default y | |
2143 | select CPU_FREQ_DEFAULT_GOV_USERSPACE | |
b1b3f49c | 2144 | select CPU_FREQ_TABLE |
9e2697ff | 2145 | |
9d56c02a BD |
2146 | config CPU_FREQ_S3C |
2147 | bool | |
2148 | help | |
2149 | Internal configuration node for common cpufreq on Samsung SoC | |
2150 | ||
2151 | config CPU_FREQ_S3C24XX | |
4a50bfe3 | 2152 | bool "CPUfreq driver for Samsung S3C24XX series CPUs (EXPERIMENTAL)" |
b130d5c2 | 2153 | depends on ARCH_S3C24XX && CPU_FREQ && EXPERIMENTAL |
9d56c02a BD |
2154 | select CPU_FREQ_S3C |
2155 | help | |
2156 | This enables the CPUfreq driver for the Samsung S3C24XX family | |
2157 | of CPUs. | |
2158 | ||
2159 | For details, take a look at <file:Documentation/cpu-freq>. | |
2160 | ||
2161 | If in doubt, say N. | |
2162 | ||
2163 | config CPU_FREQ_S3C24XX_PLL | |
4a50bfe3 | 2164 | bool "Support CPUfreq changing of PLL frequency (EXPERIMENTAL)" |
9d56c02a BD |
2165 | depends on CPU_FREQ_S3C24XX && EXPERIMENTAL |
2166 | help | |
2167 | Compile in support for changing the PLL frequency from the | |
2168 | S3C24XX series CPUfreq driver. The PLL takes time to settle | |
2169 | after a frequency change, so by default it is not enabled. | |
2170 | ||
2171 | This also means that the PLL tables for the selected CPU(s) will | |
2172 | be built which may increase the size of the kernel image. | |
2173 | ||
2174 | config CPU_FREQ_S3C24XX_DEBUG | |
2175 | bool "Debug CPUfreq Samsung driver core" | |
2176 | depends on CPU_FREQ_S3C24XX | |
2177 | help | |
2178 | Enable s3c_freq_dbg for the Samsung S3C CPUfreq core | |
2179 | ||
2180 | config CPU_FREQ_S3C24XX_IODEBUG | |
2181 | bool "Debug CPUfreq Samsung driver IO timing" | |
2182 | depends on CPU_FREQ_S3C24XX | |
2183 | help | |
2184 | Enable s3c_freq_iodbg for the Samsung S3C CPUfreq core | |
2185 | ||
e6d197a6 BD |
2186 | config CPU_FREQ_S3C24XX_DEBUGFS |
2187 | bool "Export debugfs for CPUFreq" | |
2188 | depends on CPU_FREQ_S3C24XX && DEBUG_FS | |
2189 | help | |
2190 | Export status information via debugfs. | |
2191 | ||
1da177e4 LT |
2192 | endif |
2193 | ||
ac9d7efc RK |
2194 | source "drivers/cpuidle/Kconfig" |
2195 | ||
2196 | endmenu | |
2197 | ||
1da177e4 LT |
2198 | menu "Floating point emulation" |
2199 | ||
2200 | comment "At least one emulation must be selected" | |
2201 | ||
2202 | config FPE_NWFPE | |
2203 | bool "NWFPE math emulation" | |
593c252a | 2204 | depends on (!AEABI || OABI_COMPAT) && !THUMB2_KERNEL |
1da177e4 LT |
2205 | ---help--- |
2206 | Say Y to include the NWFPE floating point emulator in the kernel. | |
2207 | This is necessary to run most binaries. Linux does not currently | |
2208 | support floating point hardware so you need to say Y here even if | |
2209 | your machine has an FPA or floating point co-processor podule. | |
2210 | ||
2211 | You may say N here if you are going to load the Acorn FPEmulator | |
2212 | early in the bootup. | |
2213 | ||
2214 | config FPE_NWFPE_XP | |
2215 | bool "Support extended precision" | |
bedf142b | 2216 | depends on FPE_NWFPE |
1da177e4 LT |
2217 | help |
2218 | Say Y to include 80-bit support in the kernel floating-point | |
2219 | emulator. Otherwise, only 32 and 64-bit support is compiled in. | |
2220 | Note that gcc does not generate 80-bit operations by default, | |
2221 | so in most cases this option only enlarges the size of the | |
2222 | floating point emulator without any good reason. | |
2223 | ||
2224 | You almost surely want to say N here. | |
2225 | ||
2226 | config FPE_FASTFPE | |
2227 | bool "FastFPE math emulation (EXPERIMENTAL)" | |
8993a44c | 2228 | depends on (!AEABI || OABI_COMPAT) && !CPU_32v3 && EXPERIMENTAL |
1da177e4 LT |
2229 | ---help--- |
2230 | Say Y here to include the FAST floating point emulator in the kernel. | |
2231 | This is an experimental much faster emulator which now also has full | |
2232 | precision for the mantissa. It does not support any exceptions. | |
2233 | It is very simple, and approximately 3-6 times faster than NWFPE. | |
2234 | ||
2235 | It should be sufficient for most programs. It may be not suitable | |
2236 | for scientific calculations, but you have to check this for yourself. | |
2237 | If you do not feel you need a faster FP emulation you should better | |
2238 | choose NWFPE. | |
2239 | ||
2240 | config VFP | |
2241 | bool "VFP-format floating point maths" | |
e399b1a4 | 2242 | depends on CPU_V6 || CPU_V6K || CPU_ARM926T || CPU_V7 || CPU_FEROCEON |
1da177e4 LT |
2243 | help |
2244 | Say Y to include VFP support code in the kernel. This is needed | |
2245 | if your hardware includes a VFP unit. | |
2246 | ||
2247 | Please see <file:Documentation/arm/VFP/release-notes.txt> for | |
2248 | release notes and additional status information. | |
2249 | ||
2250 | Say N if your target does not have VFP hardware. | |
2251 | ||
25ebee02 CM |
2252 | config VFPv3 |
2253 | bool | |
2254 | depends on VFP | |
2255 | default y if CPU_V7 | |
2256 | ||
b5872db4 CM |
2257 | config NEON |
2258 | bool "Advanced SIMD (NEON) Extension support" | |
2259 | depends on VFPv3 && CPU_V7 | |
2260 | help | |
2261 | Say Y to include support code for NEON, the ARMv7 Advanced SIMD | |
2262 | Extension. | |
2263 | ||
1da177e4 LT |
2264 | endmenu |
2265 | ||
2266 | menu "Userspace binary formats" | |
2267 | ||
2268 | source "fs/Kconfig.binfmt" | |
2269 | ||
2270 | config ARTHUR | |
2271 | tristate "RISC OS personality" | |
704bdda0 | 2272 | depends on !AEABI |
1da177e4 LT |
2273 | help |
2274 | Say Y here to include the kernel code necessary if you want to run | |
2275 | Acorn RISC OS/Arthur binaries under Linux. This code is still very | |
2276 | experimental; if this sounds frightening, say N and sleep in peace. | |
2277 | You can also say M here to compile this support as a module (which | |
2278 | will be called arthur). | |
2279 | ||
2280 | endmenu | |
2281 | ||
2282 | menu "Power management options" | |
2283 | ||
eceab4ac | 2284 | source "kernel/power/Kconfig" |
1da177e4 | 2285 | |
f4cb5700 | 2286 | config ARCH_SUSPEND_POSSIBLE |
4b1082ca | 2287 | depends on !ARCH_S5PC100 |
6a786182 | 2288 | depends on CPU_ARM920T || CPU_ARM926T || CPU_SA1100 || \ |
3f5d0819 | 2289 | CPU_V6 || CPU_V6K || CPU_V7 || CPU_XSC3 || CPU_XSCALE || CPU_MOHAWK |
f4cb5700 JB |
2290 | def_bool y |
2291 | ||
15e0d9e3 AB |
2292 | config ARM_CPU_SUSPEND |
2293 | def_bool PM_SLEEP | |
2294 | ||
1da177e4 LT |
2295 | endmenu |
2296 | ||
d5950b43 SR |
2297 | source "net/Kconfig" |
2298 | ||
ac25150f | 2299 | source "drivers/Kconfig" |
1da177e4 LT |
2300 | |
2301 | source "fs/Kconfig" | |
2302 | ||
1da177e4 LT |
2303 | source "arch/arm/Kconfig.debug" |
2304 | ||
2305 | source "security/Kconfig" | |
2306 | ||
2307 | source "crypto/Kconfig" | |
2308 | ||
2309 | source "lib/Kconfig" |