ARM: dts: Update echi-omap DT binding example usage
[deliverable/linux.git] / arch / arm / boot / dts / am335x-evmsk.dts
CommitLineData
571ccb28
AC
1/*
2 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 */
8
9/*
10 * AM335x Starter Kit
11 * http://www.ti.com/tool/tmdssk3358
12 */
13
14/dts-v1/;
15
eb33ef66 16#include "am33xx.dtsi"
eb9bdef1 17#include <dt-bindings/pwm/pwm.h>
571ccb28
AC
18
19/ {
20 model = "TI AM335x EVM-SK";
21 compatible = "ti,am335x-evmsk", "ti,am33xx";
22
23 cpus {
24 cpu@0 {
25 cpu0-supply = <&vdd1_reg>;
26 };
27 };
28
29 memory {
30 device_type = "memory";
31 reg = <0x80000000 0x10000000>; /* 256 MB */
32 };
33
571ccb28
AC
34 vbat: fixedregulator@0 {
35 compatible = "regulator-fixed";
36 regulator-name = "vbat";
37 regulator-min-microvolt = <5000000>;
38 regulator-max-microvolt = <5000000>;
39 regulator-boot-on;
40 };
41
42 lis3_reg: fixedregulator@1 {
43 compatible = "regulator-fixed";
44 regulator-name = "lis3_reg";
45 regulator-boot-on;
46 };
29b0b843
AC
47
48 leds {
b8f70c3a
VH
49 pinctrl-names = "default";
50 pinctrl-0 = <&user_leds_s0>;
51
29b0b843
AC
52 compatible = "gpio-leds";
53
54 led@1 {
55 label = "evmsk:green:usr0";
e94233c2 56 gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
29b0b843
AC
57 default-state = "off";
58 };
59
60 led@2 {
61 label = "evmsk:green:usr1";
e94233c2 62 gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
29b0b843
AC
63 default-state = "off";
64 };
65
66 led@3 {
67 label = "evmsk:green:mmc0";
e94233c2 68 gpios = <&gpio1 6 GPIO_ACTIVE_HIGH>;
29b0b843
AC
69 linux,default-trigger = "mmc0";
70 default-state = "off";
71 };
72
73 led@4 {
74 label = "evmsk:green:heartbeat";
e94233c2 75 gpios = <&gpio1 7 GPIO_ACTIVE_HIGH>;
29b0b843
AC
76 linux,default-trigger = "heartbeat";
77 default-state = "off";
78 };
79 };
00834b78
AC
80
81 gpio_buttons: gpio_buttons@0 {
82 compatible = "gpio-keys";
83 #address-cells = <1>;
84 #size-cells = <0>;
85
86 switch@1 {
87 label = "button0";
88 linux,code = <0x100>;
e94233c2 89 gpios = <&gpio2 3 GPIO_ACTIVE_HIGH>;
00834b78
AC
90 };
91
92 switch@2 {
93 label = "button1";
94 linux,code = <0x101>;
e94233c2 95 gpios = <&gpio2 2 GPIO_ACTIVE_HIGH>;
00834b78
AC
96 };
97
98 switch@3 {
99 label = "button2";
100 linux,code = <0x102>;
e94233c2 101 gpios = <&gpio0 30 GPIO_ACTIVE_HIGH>;
00834b78
AC
102 gpio-key,wakeup;
103 };
104
105 switch@4 {
106 label = "button3";
107 linux,code = <0x103>;
e94233c2 108 gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>;
00834b78
AC
109 };
110 };
1632fbde
PA
111
112 backlight {
113 compatible = "pwm-backlight";
eb9bdef1 114 pwms = <&ecap2 0 50000 PWM_POLARITY_INVERTED>;
1632fbde
PA
115 brightness-levels = <0 58 61 66 75 90 125 170 255>;
116 default-brightness-level = <8>;
117 };
b452985b
PU
118
119 sound {
120 compatible = "ti,da830-evm-audio";
121 ti,model = "AM335x-EVMSK";
122 ti,audio-codec = <&tlv320aic3106>;
123 ti,mcasp-controller = <&mcasp1>;
d2c28923 124 ti,codec-clock-rate = <24000000>;
b452985b
PU
125 ti,audio-routing =
126 "Headphone Jack", "HPLOUT",
127 "Headphone Jack", "HPROUT";
128 };
571ccb28
AC
129};
130
82d75afc
JMC
131&am33xx_pinmux {
132 pinctrl-names = "default";
133 pinctrl-0 = <&gpio_keys_s0 &clkout2_pin>;
134
135 user_leds_s0: user_leds_s0 {
136 pinctrl-single,pins = <
137 0x10 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad4.gpio1_4 */
138 0x14 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad5.gpio1_5 */
139 0x18 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad6.gpio1_6 */
140 0x1c (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad7.gpio1_7 */
141 >;
142 };
143
144 gpio_keys_s0: gpio_keys_s0 {
145 pinctrl-single,pins = <
146 0x94 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_oen_ren.gpio2_3 */
147 0x90 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_advn_ale.gpio2_2 */
148 0x70 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_wait0.gpio0_30 */
149 0x9c (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ben0_cle.gpio2_5 */
150 >;
151 };
152
153 i2c0_pins: pinmux_i2c0_pins {
154 pinctrl-single,pins = <
155 0x188 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_sda.i2c0_sda */
156 0x18c (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_scl.i2c0_scl */
157 >;
158 };
159
160 uart0_pins: pinmux_uart0_pins {
161 pinctrl-single,pins = <
162 0x170 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */
163 0x174 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart0_txd.uart0_txd */
164 >;
165 };
166
167 clkout2_pin: pinmux_clkout2_pin {
168 pinctrl-single,pins = <
169 0x1b4 (PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* xdma_event_intr1.clkout2 */
170 >;
171 };
172
173 ecap2_pins: backlight_pins {
174 pinctrl-single,pins = <
175 0x19c 0x4 /* mcasp0_ahclkr.ecap2_in_pwm2_out MODE4 */
176 >;
177 };
178
179 cpsw_default: cpsw_default {
180 pinctrl-single,pins = <
181 /* Slave 1 */
182 0x114 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txen.rgmii1_tctl */
183 0x118 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxdv.rgmii1_rctl */
184 0x11c (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd3.rgmii1_td3 */
185 0x120 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd2.rgmii1_td2 */
186 0x124 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd1.rgmii1_td1 */
187 0x128 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd0.rgmii1_td0 */
188 0x12c (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txclk.rgmii1_tclk */
189 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxclk.rgmii1_rclk */
190 0x134 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd3.rgmii1_rd3 */
191 0x138 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd2.rgmii1_rd2 */
192 0x13c (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd1.rgmii1_rd1 */
193 0x140 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd0.rgmii1_rd0 */
194
195 /* Slave 2 */
196 0x40 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a0.rgmii2_tctl */
197 0x44 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a1.rgmii2_rctl */
198 0x48 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a2.rgmii2_td3 */
199 0x4c (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a3.rgmii2_td2 */
200 0x50 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a4.rgmii2_td1 */
201 0x54 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a5.rgmii2_td0 */
202 0x58 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a6.rgmii2_tclk */
203 0x5c (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a7.rgmii2_rclk */
204 0x60 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a8.rgmii2_rd3 */
205 0x64 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a9.rgmii2_rd2 */
206 0x68 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a10.rgmii2_rd1 */
207 0x6c (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a11.rgmii2_rd0 */
208 >;
209 };
210
211 cpsw_sleep: cpsw_sleep {
212 pinctrl-single,pins = <
213 /* Slave 1 reset value */
214 0x114 (PIN_INPUT_PULLDOWN | MUX_MODE7)
215 0x118 (PIN_INPUT_PULLDOWN | MUX_MODE7)
216 0x11c (PIN_INPUT_PULLDOWN | MUX_MODE7)
217 0x120 (PIN_INPUT_PULLDOWN | MUX_MODE7)
218 0x124 (PIN_INPUT_PULLDOWN | MUX_MODE7)
219 0x128 (PIN_INPUT_PULLDOWN | MUX_MODE7)
220 0x12c (PIN_INPUT_PULLDOWN | MUX_MODE7)
221 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE7)
222 0x134 (PIN_INPUT_PULLDOWN | MUX_MODE7)
223 0x138 (PIN_INPUT_PULLDOWN | MUX_MODE7)
224 0x13c (PIN_INPUT_PULLDOWN | MUX_MODE7)
225 0x140 (PIN_INPUT_PULLDOWN | MUX_MODE7)
226
227 /* Slave 2 reset value*/
228 0x40 (PIN_INPUT_PULLDOWN | MUX_MODE7)
229 0x44 (PIN_INPUT_PULLDOWN | MUX_MODE7)
230 0x48 (PIN_INPUT_PULLDOWN | MUX_MODE7)
231 0x4c (PIN_INPUT_PULLDOWN | MUX_MODE7)
232 0x50 (PIN_INPUT_PULLDOWN | MUX_MODE7)
233 0x54 (PIN_INPUT_PULLDOWN | MUX_MODE7)
234 0x58 (PIN_INPUT_PULLDOWN | MUX_MODE7)
235 0x5c (PIN_INPUT_PULLDOWN | MUX_MODE7)
236 0x60 (PIN_INPUT_PULLDOWN | MUX_MODE7)
237 0x64 (PIN_INPUT_PULLDOWN | MUX_MODE7)
238 0x68 (PIN_INPUT_PULLDOWN | MUX_MODE7)
239 0x6c (PIN_INPUT_PULLDOWN | MUX_MODE7)
240 >;
241 };
242
243 davinci_mdio_default: davinci_mdio_default {
244 pinctrl-single,pins = <
245 /* MDIO */
246 0x148 (PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0) /* mdio_data.mdio_data */
247 0x14c (PIN_OUTPUT_PULLUP | MUX_MODE0) /* mdio_clk.mdio_clk */
248 >;
249 };
250
251 davinci_mdio_sleep: davinci_mdio_sleep {
252 pinctrl-single,pins = <
253 /* MDIO reset value */
254 0x148 (PIN_INPUT_PULLDOWN | MUX_MODE7)
255 0x14c (PIN_INPUT_PULLDOWN | MUX_MODE7)
256 >;
257 };
b452985b
PU
258
259 mcasp1_pins: mcasp1_pins {
260 pinctrl-single,pins = <
261 0x10c (PIN_INPUT_PULLDOWN | MUX_MODE4) /* mii1_crs.mcasp1_aclkx */
262 0x110 (PIN_INPUT_PULLDOWN | MUX_MODE4) /* mii1_rxerr.mcasp1_fsx */
263 0x108 (PIN_OUTPUT_PULLDOWN | MUX_MODE4) /* mii1_col.mcasp1_axr2 */
264 0x144 (PIN_INPUT_PULLDOWN | MUX_MODE4) /* rmii1_ref_clk.mcasp1_axr3 */
265 >;
266 };
82d75afc
JMC
267};
268
e0efaafb
JMC
269&uart0 {
270 pinctrl-names = "default";
271 pinctrl-0 = <&uart0_pins>;
272
273 status = "okay";
274};
275
276&i2c0 {
277 pinctrl-names = "default";
278 pinctrl-0 = <&i2c0_pins>;
279
280 status = "okay";
281 clock-frequency = <400000>;
282
283 tps: tps@2d {
284 reg = <0x2d>;
285 };
286
287 lis331dlh: lis331dlh@18 {
288 compatible = "st,lis331dlh", "st,lis3lv02d";
289 reg = <0x18>;
290 Vdd-supply = <&lis3_reg>;
291 Vdd_IO-supply = <&lis3_reg>;
292
293 st,click-single-x;
294 st,click-single-y;
295 st,click-single-z;
296 st,click-thresh-x = <10>;
297 st,click-thresh-y = <10>;
298 st,click-thresh-z = <10>;
299 st,irq1-click;
300 st,irq2-click;
301 st,wakeup-x-lo;
302 st,wakeup-x-hi;
303 st,wakeup-y-lo;
304 st,wakeup-y-hi;
305 st,wakeup-z-lo;
306 st,wakeup-z-hi;
307 st,min-limit-x = <120>;
308 st,min-limit-y = <120>;
309 st,min-limit-z = <140>;
310 st,max-limit-x = <550>;
311 st,max-limit-y = <550>;
312 st,max-limit-z = <750>;
313 };
b452985b
PU
314
315 tlv320aic3106: tlv320aic3106@1b {
316 compatible = "ti,tlv320aic3106";
317 reg = <0x1b>;
318 status = "okay";
319
320 /* Regulators */
321 AVDD-supply = <&vaux2_reg>;
322 IOVDD-supply = <&vaux2_reg>;
323 DRVDD-supply = <&vaux2_reg>;
324 DVDD-supply = <&vbat>;
325 };
e0efaafb
JMC
326};
327
328&usb {
329 status = "okay";
330
331 control@44e10000 {
332 status = "okay";
333 };
334
335 usb-phy@47401300 {
336 status = "okay";
337 };
338
eda1a4bf
YY
339 usb-phy@47401b00 {
340 status = "okay";
341 };
342
e0efaafb
JMC
343 usb@47401000 {
344 status = "okay";
345 };
eda1a4bf
YY
346
347 usb@47401800 {
348 status = "okay";
349 dr_mode = "host";
350 };
e0efaafb
JMC
351};
352
353&epwmss2 {
354 status = "okay";
355
356 ecap2: ecap@48304100 {
357 status = "okay";
358 pinctrl-names = "default";
359 pinctrl-0 = <&ecap2_pins>;
360 };
361};
362
eb33ef66 363#include "tps65910.dtsi"
571ccb28
AC
364
365&tps {
366 vcc1-supply = <&vbat>;
367 vcc2-supply = <&vbat>;
368 vcc3-supply = <&vbat>;
369 vcc4-supply = <&vbat>;
370 vcc5-supply = <&vbat>;
371 vcc6-supply = <&vbat>;
372 vcc7-supply = <&vbat>;
373 vccio-supply = <&vbat>;
374
375 regulators {
376 vrtc_reg: regulator@0 {
377 regulator-always-on;
378 };
379
380 vio_reg: regulator@1 {
381 regulator-always-on;
382 };
383
384 vdd1_reg: regulator@2 {
385 /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
386 regulator-name = "vdd_mpu";
387 regulator-min-microvolt = <912500>;
388 regulator-max-microvolt = <1312500>;
389 regulator-boot-on;
390 regulator-always-on;
391 };
392
393 vdd2_reg: regulator@3 {
394 /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
395 regulator-name = "vdd_core";
396 regulator-min-microvolt = <912500>;
397 regulator-max-microvolt = <1150000>;
398 regulator-boot-on;
399 regulator-always-on;
400 };
401
402 vdd3_reg: regulator@4 {
403 regulator-always-on;
404 };
405
406 vdig1_reg: regulator@5 {
407 regulator-always-on;
408 };
409
410 vdig2_reg: regulator@6 {
411 regulator-always-on;
412 };
413
414 vpll_reg: regulator@7 {
415 regulator-always-on;
416 };
417
418 vdac_reg: regulator@8 {
419 regulator-always-on;
420 };
421
422 vaux1_reg: regulator@9 {
423 regulator-always-on;
424 };
425
426 vaux2_reg: regulator@10 {
427 regulator-always-on;
428 };
429
430 vaux33_reg: regulator@11 {
431 regulator-always-on;
432 };
433
434 vmmc_reg: regulator@12 {
55b4452b
MP
435 regulator-min-microvolt = <1800000>;
436 regulator-max-microvolt = <3300000>;
571ccb28
AC
437 regulator-always-on;
438 };
439 };
440};
94a924ca
M
441
442&mac {
443 pinctrl-names = "default", "sleep";
444 pinctrl-0 = <&cpsw_default>;
445 pinctrl-1 = <&cpsw_sleep>;
446};
447
448&davinci_mdio {
449 pinctrl-names = "default", "sleep";
450 pinctrl-0 = <&davinci_mdio_default>;
451 pinctrl-1 = <&davinci_mdio_sleep>;
452};
496322bc 453
f6655d69
M
454&cpsw_emac0 {
455 phy_id = <&davinci_mdio>, <0>;
6d75afe2 456 phy-mode = "rgmii-txid";
f6655d69
M
457};
458
459&cpsw_emac1 {
460 phy_id = <&davinci_mdio>, <1>;
6d75afe2 461 phy-mode = "rgmii-txid";
f6655d69 462};
55b4452b
MP
463
464&mmc1 {
465 status = "okay";
466 vmmc-supply = <&vmmc_reg>;
0d8d40fc 467 bus-width = <4>;
55b4452b 468};
f8302e1e
MG
469
470&sham {
471 status = "okay";
472};
99919e5e
MG
473
474&aes {
475 status = "okay";
476};
6046adb6
RN
477
478&gpio0 {
479 ti,no-reset-on-init;
480};
b452985b
PU
481
482&mcasp1 {
483 pinctrl-names = "default";
484 pinctrl-0 = <&mcasp1_pins>;
485
486 status = "okay";
487
488 op-mode = <0>; /* MCASP_IIS_MODE */
489 tdm-slots = <2>;
490 /* 4 serializers */
491 serial-dir = < /* 0: INACTIVE, 1: TX, 2: RX */
492 0 0 1 2
493 >;
494 tx-num-evt = <1>;
495 rx-num-evt = <1>;
496};
4937e2a6 497
2c027b7c
FB
498&tscadc {
499 status = "okay";
500 tsc {
501 ti,wires = <4>;
502 ti,x-plate-resistance = <200>;
503 ti,coordinate-readouts = <5>;
504 ti,wire-config = <0x00 0x11 0x22 0x33>;
505 };
506};
This page took 0.121561 seconds and 5 git commands to generate.