ARM: mvebu: Relocate Armada 370/XP DeviceBus device tree nodes
[deliverable/linux.git] / arch / arm / boot / dts / armada-370-mirabox.dts
CommitLineData
e3e37bca
GC
1/*
2 * Device Tree file for Globalscale Mirabox
3 *
4 * Gregory CLEMENT <gregory.clement@free-electrons.com>
5 *
6 * This file is licensed under the terms of the GNU General Public
7 * License version 2. This program is licensed "as is" without any
8 * warranty of any kind, whether express or implied.
9 */
10
11/dts-v1/;
38149887 12#include "armada-370.dtsi"
e3e37bca
GC
13
14/ {
15 model = "Globalscale Mirabox";
16 compatible = "globalscale,mirabox", "marvell,armada370", "marvell,armada-370-xp";
17
18 chosen {
19 bootargs = "console=ttyS0,115200 earlyprintk";
20 };
21
22 memory {
23 device_type = "memory";
24 reg = <0x00000000 0x20000000>; /* 512 MB */
25 };
26
27 soc {
0cd3754a
EG
28 ranges = <MBUS_ID(0xf0, 0x01) 0 0xd0000000 0x100000
29 MBUS_ID(0x01, 0xe0) 0 0xfff00000 0x100000>;
5e12a613 30
467f54b2
GC
31 internal-regs {
32 serial@12000 {
33 clock-frequency = <200000000>;
34 status = "okay";
51ab3fb8 35 };
467f54b2
GC
36 timer@20300 {
37 clock-frequency = <600000000>;
38 status = "okay";
51ab3fb8 39 };
51ab3fb8 40
467f54b2
GC
41 pinctrl {
42 pwr_led_pin: pwr-led-pin {
43 marvell,pins = "mpp63";
44 marvell,function = "gpo";
45 };
51ab3fb8 46
467f54b2
GC
47 stat_led_pins: stat-led-pins {
48 marvell,pins = "mpp64", "mpp65";
49 marvell,function = "gpio";
50 };
51ab3fb8
RP
51 };
52
467f54b2
GC
53 gpio_leds {
54 compatible = "gpio-leds";
55 pinctrl-names = "default";
56 pinctrl-0 = <&pwr_led_pin &stat_led_pins>;
57
58 green_pwr_led {
59 label = "mirabox:green:pwr";
60 gpios = <&gpio1 31 1>;
61 linux,default-trigger = "heartbeat";
62 };
63
64 blue_stat_led {
65 label = "mirabox:blue:stat";
66 gpios = <&gpio2 0 1>;
67 linux,default-trigger = "cpu0";
68 };
69
70 green_stat_led {
71 label = "mirabox:green:stat";
72 gpios = <&gpio2 1 1>;
73 default-state = "off";
74 };
51ab3fb8
RP
75 };
76
467f54b2
GC
77 mdio {
78 phy0: ethernet-phy@0 {
79 reg = <0>;
80 };
51ab3fb8 81
467f54b2
GC
82 phy1: ethernet-phy@1 {
83 reg = <1>;
84 };
9f32cccc 85 };
467f54b2
GC
86 ethernet@70000 {
87 status = "okay";
88 phy = <&phy0>;
89 phy-mode = "rgmii-id";
90 };
91 ethernet@74000 {
92 status = "okay";
93 phy = <&phy1>;
94 phy-mode = "rgmii-id";
9f32cccc 95 };
200506b1 96
467f54b2
GC
97 mvsdio@d4000 {
98 pinctrl-0 = <&sdio_pins3>;
99 pinctrl-names = "default";
100 status = "okay";
101 /*
102 * No CD or WP GPIOs: SDIO interface used for
103 * Wifi/Bluetooth chip
104 */
d87b5fbb 105 broken-cd;
467f54b2 106 };
66bcb58b 107
467f54b2
GC
108 usb@50000 {
109 status = "okay";
66bcb58b 110 };
488d1a6f 111
467f54b2
GC
112 usb@51000 {
113 status = "okay";
114 };
488d1a6f 115
467f54b2 116 i2c@11000 {
488d1a6f 117 status = "okay";
467f54b2
GC
118 clock-frequency = <100000>;
119 pca9505: pca9505@25 {
120 compatible = "nxp,pca9505";
121 gpio-controller;
122 #gpio-cells = <2>;
123 reg = <0x25>;
124 };
488d1a6f
TP
125 };
126
467f54b2 127 pcie-controller {
488d1a6f 128 status = "okay";
467f54b2
GC
129
130 /* Internal mini-PCIe connector */
131 pcie@1,0 {
132 /* Port 0, Lane 0 */
133 status = "okay";
134 };
135
136 /* Connected on the PCB to a USB 3.0 XHCI controller */
137 pcie@2,0 {
138 /* Port 1, Lane 0 */
139 status = "okay";
140 };
488d1a6f
TP
141 };
142 };
e3e37bca
GC
143 };
144};
This page took 0.055895 seconds and 5 git commands to generate.