Commit | Line | Data |
---|---|---|
568fc0a3 GC |
1 | /* |
2 | * Device Tree file for Marvell Armada XP development board | |
3 | * (DB-MV784MP-GP) | |
4 | * | |
5 | * Copyright (C) 2013 Marvell | |
6 | * | |
7 | * Lior Amsalem <alior@marvell.com> | |
8 | * Gregory CLEMENT <gregory.clement@free-electrons.com> | |
9 | * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> | |
10 | * | |
11 | * This file is licensed under the terms of the GNU General Public | |
12 | * License version 2. This program is licensed "as is" without any | |
13 | * warranty of any kind, whether express or implied. | |
14 | */ | |
15 | ||
16 | /dts-v1/; | |
17 | /include/ "armada-xp-mv78460.dtsi" | |
18 | ||
19 | / { | |
20 | model = "Marvell Armada XP Development Board DB-MV784MP-GP"; | |
21 | compatible = "marvell,axp-gp", "marvell,armadaxp-mv78460", "marvell,armadaxp", "marvell,armada-370-xp"; | |
22 | ||
23 | chosen { | |
24 | bootargs = "console=ttyS0,115200 earlyprintk"; | |
25 | }; | |
26 | ||
27 | memory { | |
28 | device_type = "memory"; | |
568fc0a3 | 29 | /* |
74898364 GC |
30 | * 8 GB of plug-in RAM modules by default.The amount |
31 | * of memory available can be changed by the | |
32 | * bootloader according the size of the module | |
33 | * actually plugged. Only 7GB are usable because | |
34 | * addresses from 0xC0000000 to 0xffffffff are used by | |
35 | * the internal registers of the SoC. | |
568fc0a3 | 36 | */ |
74898364 GC |
37 | reg = <0x00000000 0x00000000 0x00000000 0xC0000000>, |
38 | <0x00000001 0x00000000 0x00000001 0x00000000>; | |
568fc0a3 GC |
39 | }; |
40 | ||
41 | soc { | |
5f1f3d50 TP |
42 | ranges = <0 0 0xd0000000 0x100000 /* Internal registers 1MiB */ |
43 | 0xe0000000 0 0xe0000000 0x8100000 /* PCIe */ | |
44 | 0xf0000000 0 0xf0000000 0x1000000 /* Device Bus, NOR 16MiB */>; | |
c6c003af | 45 | |
467f54b2 GC |
46 | internal-regs { |
47 | serial@12000 { | |
48 | clock-frequency = <250000000>; | |
49 | status = "okay"; | |
568fc0a3 | 50 | }; |
467f54b2 GC |
51 | serial@12100 { |
52 | clock-frequency = <250000000>; | |
53 | status = "okay"; | |
568fc0a3 | 54 | }; |
467f54b2 GC |
55 | serial@12200 { |
56 | clock-frequency = <250000000>; | |
57 | status = "okay"; | |
58 | }; | |
59 | serial@12300 { | |
60 | clock-frequency = <250000000>; | |
61 | status = "okay"; | |
568fc0a3 GC |
62 | }; |
63 | ||
467f54b2 GC |
64 | sata@a0000 { |
65 | nr-ports = <2>; | |
66 | status = "okay"; | |
568fc0a3 | 67 | }; |
568fc0a3 | 68 | |
467f54b2 GC |
69 | mdio { |
70 | phy0: ethernet-phy@0 { | |
71 | reg = <16>; | |
72 | }; | |
9dc3e346 | 73 | |
467f54b2 GC |
74 | phy1: ethernet-phy@1 { |
75 | reg = <17>; | |
76 | }; | |
9dc3e346 | 77 | |
467f54b2 GC |
78 | phy2: ethernet-phy@2 { |
79 | reg = <18>; | |
80 | }; | |
da8d1b38 | 81 | |
467f54b2 GC |
82 | phy3: ethernet-phy@3 { |
83 | reg = <19>; | |
84 | }; | |
da8d1b38 | 85 | }; |
513a7917 | 86 | |
467f54b2 GC |
87 | ethernet@70000 { |
88 | status = "okay"; | |
89 | phy = <&phy0>; | |
90 | phy-mode = "rgmii-id"; | |
91 | }; | |
92 | ethernet@74000 { | |
93 | status = "okay"; | |
94 | phy = <&phy1>; | |
95 | phy-mode = "rgmii-id"; | |
96 | }; | |
97 | ethernet@30000 { | |
98 | status = "okay"; | |
99 | phy = <&phy2>; | |
100 | phy-mode = "rgmii-id"; | |
101 | }; | |
102 | ethernet@34000 { | |
103 | status = "okay"; | |
104 | phy = <&phy3>; | |
105 | phy-mode = "rgmii-id"; | |
106 | }; | |
513a7917 | 107 | |
0e99b153 TP |
108 | /* Front-side USB slot */ |
109 | usb@50000 { | |
110 | status = "okay"; | |
111 | }; | |
112 | ||
113 | /* Back-side USB slot */ | |
114 | usb@51000 { | |
115 | status = "okay"; | |
116 | }; | |
117 | ||
467f54b2 | 118 | spi0: spi@10600 { |
513a7917 | 119 | status = "okay"; |
467f54b2 GC |
120 | |
121 | spi-flash@0 { | |
122 | #address-cells = <1>; | |
123 | #size-cells = <1>; | |
124 | compatible = "n25q128a13"; | |
125 | reg = <0>; /* Chip select 0 */ | |
126 | spi-max-frequency = <108000000>; | |
127 | }; | |
513a7917 | 128 | }; |
467f54b2 GC |
129 | |
130 | devbus-bootcs@10400 { | |
513a7917 | 131 | status = "okay"; |
467f54b2 GC |
132 | ranges = <0 0xf0000000 0x1000000>; /* @addr 0xf000000, size 0x1000000 */ |
133 | ||
134 | /* Device Bus parameters are required */ | |
135 | ||
136 | /* Read parameters */ | |
137 | devbus,bus-width = <8>; | |
138 | devbus,turn-off-ps = <60000>; | |
139 | devbus,badr-skew-ps = <0>; | |
140 | devbus,acc-first-ps = <124000>; | |
141 | devbus,acc-next-ps = <248000>; | |
142 | devbus,rd-setup-ps = <0>; | |
143 | devbus,rd-hold-ps = <0>; | |
144 | ||
145 | /* Write parameters */ | |
146 | devbus,sync-enable = <0>; | |
147 | devbus,wr-high-ps = <60000>; | |
148 | devbus,wr-low-ps = <60000>; | |
149 | devbus,ale-wr-ps = <60000>; | |
150 | ||
151 | /* NOR 16 MiB */ | |
152 | nor@0 { | |
153 | compatible = "cfi-flash"; | |
154 | reg = <0 0x1000000>; | |
155 | bank-width = <2>; | |
156 | }; | |
513a7917 | 157 | }; |
467f54b2 GC |
158 | |
159 | pcie-controller { | |
513a7917 | 160 | status = "okay"; |
467f54b2 GC |
161 | |
162 | /* | |
163 | * The 3 slots are physically present as | |
164 | * standard PCIe slots on the board. | |
165 | */ | |
166 | pcie@1,0 { | |
167 | /* Port 0, Lane 0 */ | |
168 | status = "okay"; | |
169 | }; | |
170 | pcie@9,0 { | |
171 | /* Port 2, Lane 0 */ | |
172 | status = "okay"; | |
173 | }; | |
174 | pcie@10,0 { | |
175 | /* Port 3, Lane 0 */ | |
176 | status = "okay"; | |
177 | }; | |
513a7917 TP |
178 | }; |
179 | }; | |
568fc0a3 GC |
180 | }; |
181 | }; |