Commit | Line | Data |
---|---|---|
467f1cf5 NF |
1 | /* |
2 | * at91sam9x5.dtsi - Device Tree Include file for AT91SAM9x5 family SoC | |
3 | * applies to AT91SAM9G15, AT91SAM9G25, AT91SAM9G35, | |
4 | * AT91SAM9X25, AT91SAM9X35 SoC | |
5 | * | |
6 | * Copyright (C) 2012 Atmel, | |
7 | * 2012 Nicolas Ferre <nicolas.ferre@atmel.com> | |
8 | * | |
9 | * Licensed under GPLv2 or later. | |
10 | */ | |
11 | ||
12 | /include/ "skeleton.dtsi" | |
13 | ||
14 | / { | |
15 | model = "Atmel AT91SAM9x5 family SoC"; | |
16 | compatible = "atmel,at91sam9x5"; | |
17 | interrupt-parent = <&aic>; | |
18 | ||
19 | aliases { | |
20 | serial0 = &dbgu; | |
21 | serial1 = &usart0; | |
22 | serial2 = &usart1; | |
23 | serial3 = &usart2; | |
24 | gpio0 = &pioA; | |
25 | gpio1 = &pioB; | |
26 | gpio2 = &pioC; | |
27 | gpio3 = &pioD; | |
28 | tcb0 = &tcb0; | |
29 | tcb1 = &tcb1; | |
05dcd361 LD |
30 | i2c0 = &i2c0; |
31 | i2c1 = &i2c1; | |
32 | i2c2 = &i2c2; | |
467f1cf5 NF |
33 | }; |
34 | cpus { | |
35 | cpu@0 { | |
36 | compatible = "arm,arm926ejs"; | |
37 | }; | |
38 | }; | |
39 | ||
dcce6ce8 | 40 | memory { |
467f1cf5 NF |
41 | reg = <0x20000000 0x10000000>; |
42 | }; | |
43 | ||
44 | ahb { | |
45 | compatible = "simple-bus"; | |
46 | #address-cells = <1>; | |
47 | #size-cells = <1>; | |
48 | ranges; | |
49 | ||
50 | apb { | |
51 | compatible = "simple-bus"; | |
52 | #address-cells = <1>; | |
53 | #size-cells = <1>; | |
54 | ranges; | |
55 | ||
56 | aic: interrupt-controller@fffff000 { | |
f8a073ee | 57 | #interrupt-cells = <3>; |
467f1cf5 NF |
58 | compatible = "atmel,at91rm9200-aic"; |
59 | interrupt-controller; | |
467f1cf5 | 60 | reg = <0xfffff000 0x200>; |
c6573943 | 61 | atmel,external-irqs = <31>; |
467f1cf5 NF |
62 | }; |
63 | ||
a7776ec6 JCPV |
64 | ramc0: ramc@ffffe800 { |
65 | compatible = "atmel,at91sam9g45-ddramc"; | |
66 | reg = <0xffffe800 0x200>; | |
67 | }; | |
68 | ||
eb5e76ff JCPV |
69 | pmc: pmc@fffffc00 { |
70 | compatible = "atmel,at91rm9200-pmc"; | |
71 | reg = <0xfffffc00 0x100>; | |
72 | }; | |
73 | ||
c8082d34 JCPV |
74 | rstc@fffffe00 { |
75 | compatible = "atmel,at91sam9g45-rstc"; | |
76 | reg = <0xfffffe00 0x10>; | |
77 | }; | |
78 | ||
82015c4e JCPV |
79 | shdwc@fffffe10 { |
80 | compatible = "atmel,at91sam9x5-shdwc"; | |
81 | reg = <0xfffffe10 0x10>; | |
82 | }; | |
83 | ||
467f1cf5 NF |
84 | pit: timer@fffffe30 { |
85 | compatible = "atmel,at91sam9260-pit"; | |
86 | reg = <0xfffffe30 0xf>; | |
f8a073ee | 87 | interrupts = <1 4 7>; |
467f1cf5 NF |
88 | }; |
89 | ||
90 | tcb0: timer@f8008000 { | |
91 | compatible = "atmel,at91sam9x5-tcb"; | |
92 | reg = <0xf8008000 0x100>; | |
f8a073ee | 93 | interrupts = <17 4 0>; |
467f1cf5 NF |
94 | }; |
95 | ||
96 | tcb1: timer@f800c000 { | |
97 | compatible = "atmel,at91sam9x5-tcb"; | |
98 | reg = <0xf800c000 0x100>; | |
f8a073ee | 99 | interrupts = <17 4 0>; |
467f1cf5 NF |
100 | }; |
101 | ||
102 | dma0: dma-controller@ffffec00 { | |
103 | compatible = "atmel,at91sam9g45-dma"; | |
104 | reg = <0xffffec00 0x200>; | |
f8a073ee | 105 | interrupts = <20 4 0>; |
467f1cf5 NF |
106 | }; |
107 | ||
108 | dma1: dma-controller@ffffee00 { | |
109 | compatible = "atmel,at91sam9g45-dma"; | |
110 | reg = <0xffffee00 0x200>; | |
f8a073ee | 111 | interrupts = <21 4 0>; |
467f1cf5 NF |
112 | }; |
113 | ||
e4541ff2 JCPV |
114 | pinctrl@fffff200 { |
115 | #address-cells = <1>; | |
116 | #size-cells = <1>; | |
117 | compatible = "atmel,at91rm9200-pinctrl", "simple-bus"; | |
118 | ranges = <0xfffff400 0xfffff400 0x800>; | |
119 | ||
120 | pioA: gpio@fffff400 { | |
121 | compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; | |
122 | reg = <0xfffff400 0x200>; | |
123 | interrupts = <2 4 1>; | |
124 | #gpio-cells = <2>; | |
125 | gpio-controller; | |
126 | interrupt-controller; | |
127 | #interrupt-cells = <2>; | |
128 | }; | |
129 | ||
130 | pioB: gpio@fffff600 { | |
131 | compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; | |
132 | reg = <0xfffff600 0x200>; | |
133 | interrupts = <2 4 1>; | |
134 | #gpio-cells = <2>; | |
135 | gpio-controller; | |
fc33ff43 | 136 | #gpio-lines = <19>; |
e4541ff2 JCPV |
137 | interrupt-controller; |
138 | #interrupt-cells = <2>; | |
139 | }; | |
140 | ||
141 | pioC: gpio@fffff800 { | |
142 | compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; | |
143 | reg = <0xfffff800 0x200>; | |
144 | interrupts = <3 4 1>; | |
145 | #gpio-cells = <2>; | |
146 | gpio-controller; | |
147 | interrupt-controller; | |
148 | #interrupt-cells = <2>; | |
149 | }; | |
150 | ||
151 | pioD: gpio@fffffa00 { | |
152 | compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; | |
153 | reg = <0xfffffa00 0x200>; | |
154 | interrupts = <3 4 1>; | |
155 | #gpio-cells = <2>; | |
156 | gpio-controller; | |
fc33ff43 | 157 | #gpio-lines = <22>; |
e4541ff2 JCPV |
158 | interrupt-controller; |
159 | #interrupt-cells = <2>; | |
160 | }; | |
467f1cf5 NF |
161 | }; |
162 | ||
163 | dbgu: serial@fffff200 { | |
164 | compatible = "atmel,at91sam9260-usart"; | |
165 | reg = <0xfffff200 0x200>; | |
f8a073ee | 166 | interrupts = <1 4 7>; |
467f1cf5 NF |
167 | status = "disabled"; |
168 | }; | |
169 | ||
170 | usart0: serial@f801c000 { | |
171 | compatible = "atmel,at91sam9260-usart"; | |
172 | reg = <0xf801c000 0x200>; | |
f8a073ee | 173 | interrupts = <5 4 5>; |
467f1cf5 NF |
174 | atmel,use-dma-rx; |
175 | atmel,use-dma-tx; | |
176 | status = "disabled"; | |
177 | }; | |
178 | ||
179 | usart1: serial@f8020000 { | |
180 | compatible = "atmel,at91sam9260-usart"; | |
181 | reg = <0xf8020000 0x200>; | |
f8a073ee | 182 | interrupts = <6 4 5>; |
467f1cf5 NF |
183 | atmel,use-dma-rx; |
184 | atmel,use-dma-tx; | |
185 | status = "disabled"; | |
186 | }; | |
187 | ||
188 | usart2: serial@f8024000 { | |
189 | compatible = "atmel,at91sam9260-usart"; | |
190 | reg = <0xf8024000 0x200>; | |
f8a073ee | 191 | interrupts = <7 4 5>; |
467f1cf5 NF |
192 | atmel,use-dma-rx; |
193 | atmel,use-dma-tx; | |
194 | status = "disabled"; | |
195 | }; | |
196 | ||
197 | macb0: ethernet@f802c000 { | |
198 | compatible = "cdns,at32ap7000-macb", "cdns,macb"; | |
199 | reg = <0xf802c000 0x100>; | |
f8a073ee | 200 | interrupts = <24 4 3>; |
467f1cf5 NF |
201 | status = "disabled"; |
202 | }; | |
203 | ||
204 | macb1: ethernet@f8030000 { | |
205 | compatible = "cdns,at32ap7000-macb", "cdns,macb"; | |
206 | reg = <0xf8030000 0x100>; | |
f8a073ee | 207 | interrupts = <27 4 3>; |
467f1cf5 NF |
208 | status = "disabled"; |
209 | }; | |
d029f371 | 210 | |
05dcd361 LD |
211 | i2c0: i2c@f8010000 { |
212 | compatible = "atmel,at91sam9x5-i2c"; | |
213 | reg = <0xf8010000 0x100>; | |
214 | interrupts = <9 4 6>; | |
215 | #address-cells = <1>; | |
216 | #size-cells = <0>; | |
217 | status = "disabled"; | |
218 | }; | |
219 | ||
220 | i2c1: i2c@f8014000 { | |
221 | compatible = "atmel,at91sam9x5-i2c"; | |
222 | reg = <0xf8014000 0x100>; | |
223 | interrupts = <10 4 6>; | |
224 | #address-cells = <1>; | |
225 | #size-cells = <0>; | |
226 | status = "disabled"; | |
227 | }; | |
228 | ||
229 | i2c2: i2c@f8018000 { | |
230 | compatible = "atmel,at91sam9x5-i2c"; | |
231 | reg = <0xf8018000 0x100>; | |
232 | interrupts = <11 4 6>; | |
233 | #address-cells = <1>; | |
234 | #size-cells = <0>; | |
235 | status = "disabled"; | |
236 | }; | |
237 | ||
d029f371 MR |
238 | adc0: adc@f804c000 { |
239 | compatible = "atmel,at91sam9260-adc"; | |
240 | reg = <0xf804c000 0x100>; | |
f8a073ee | 241 | interrupts = <19 4 0>; |
d029f371 MR |
242 | atmel,adc-use-external; |
243 | atmel,adc-channels-used = <0xffff>; | |
244 | atmel,adc-vref = <3300>; | |
245 | atmel,adc-num-channels = <12>; | |
246 | atmel,adc-startup-time = <40>; | |
247 | atmel,adc-channel-base = <0x50>; | |
248 | atmel,adc-drdy-mask = <0x1000000>; | |
249 | atmel,adc-status-register = <0x30>; | |
250 | atmel,adc-trigger-register = <0xc0>; | |
251 | ||
252 | trigger@0 { | |
253 | trigger-name = "external-rising"; | |
254 | trigger-value = <0x1>; | |
255 | trigger-external; | |
256 | }; | |
257 | ||
258 | trigger@1 { | |
259 | trigger-name = "external-falling"; | |
260 | trigger-value = <0x2>; | |
261 | trigger-external; | |
262 | }; | |
263 | ||
264 | trigger@2 { | |
265 | trigger-name = "external-any"; | |
266 | trigger-value = <0x3>; | |
267 | trigger-external; | |
268 | }; | |
269 | ||
270 | trigger@3 { | |
271 | trigger-name = "continuous"; | |
272 | trigger-value = <0x6>; | |
273 | }; | |
274 | }; | |
467f1cf5 | 275 | }; |
86a89f4f JCPV |
276 | |
277 | nand0: nand@40000000 { | |
278 | compatible = "atmel,at91rm9200-nand"; | |
279 | #address-cells = <1>; | |
280 | #size-cells = <1>; | |
281 | reg = <0x40000000 0x10000000 | |
282 | >; | |
283 | atmel,nand-addr-offset = <21>; | |
284 | atmel,nand-cmd-offset = <22>; | |
4352808c NF |
285 | gpios = <&pioD 5 0 |
286 | &pioD 4 0 | |
86a89f4f JCPV |
287 | 0 |
288 | >; | |
289 | status = "disabled"; | |
290 | }; | |
6a062459 JCPV |
291 | |
292 | usb0: ohci@00600000 { | |
293 | compatible = "atmel,at91rm9200-ohci", "usb-ohci"; | |
294 | reg = <0x00600000 0x100000>; | |
f8a073ee | 295 | interrupts = <22 4 2>; |
6a062459 JCPV |
296 | status = "disabled"; |
297 | }; | |
62c5553a JCPV |
298 | |
299 | usb1: ehci@00700000 { | |
300 | compatible = "atmel,at91sam9g45-ehci", "usb-ehci"; | |
301 | reg = <0x00700000 0x100000>; | |
f8a073ee | 302 | interrupts = <22 4 2>; |
62c5553a JCPV |
303 | status = "disabled"; |
304 | }; | |
467f1cf5 | 305 | }; |
10f71c28 JCPV |
306 | |
307 | i2c@0 { | |
308 | compatible = "i2c-gpio"; | |
309 | gpios = <&pioA 30 0 /* sda */ | |
310 | &pioA 31 0 /* scl */ | |
311 | >; | |
312 | i2c-gpio,sda-open-drain; | |
313 | i2c-gpio,scl-open-drain; | |
314 | i2c-gpio,delay-us = <2>; /* ~100 kHz */ | |
315 | #address-cells = <1>; | |
316 | #size-cells = <0>; | |
317 | status = "disabled"; | |
318 | }; | |
319 | ||
320 | i2c@1 { | |
321 | compatible = "i2c-gpio"; | |
322 | gpios = <&pioC 0 0 /* sda */ | |
323 | &pioC 1 0 /* scl */ | |
324 | >; | |
325 | i2c-gpio,sda-open-drain; | |
326 | i2c-gpio,scl-open-drain; | |
327 | i2c-gpio,delay-us = <2>; /* ~100 kHz */ | |
328 | #address-cells = <1>; | |
329 | #size-cells = <0>; | |
330 | status = "disabled"; | |
331 | }; | |
332 | ||
333 | i2c@2 { | |
334 | compatible = "i2c-gpio"; | |
335 | gpios = <&pioB 4 0 /* sda */ | |
336 | &pioB 5 0 /* scl */ | |
337 | >; | |
338 | i2c-gpio,sda-open-drain; | |
339 | i2c-gpio,scl-open-drain; | |
340 | i2c-gpio,delay-us = <2>; /* ~100 kHz */ | |
341 | #address-cells = <1>; | |
342 | #size-cells = <0>; | |
343 | status = "disabled"; | |
344 | }; | |
467f1cf5 | 345 | }; |