Commit | Line | Data |
---|---|---|
e910b45c GGM |
1 | /* |
2 | * Copyright 2013 Armadeus Systems - <support@armadeus.com> | |
3 | * | |
4 | * The code contained herein is licensed under the GNU General Public | |
5 | * License. You may obtain a copy of the GNU General Public License | |
6 | * Version 2 or later at the following locations: | |
7 | * | |
8 | * http://www.opensource.org/licenses/gpl-license.html | |
9 | * http://www.gnu.org/copyleft/gpl.html | |
10 | */ | |
11 | ||
12 | /* APF51Dev is a docking board for the APF51 SOM */ | |
13 | #include "imx51-apf51.dts" | |
14 | ||
15 | / { | |
16 | model = "Armadeus Systems APF51Dev docking/development board"; | |
17 | compatible = "armadeus,imx51-apf51dev", "armadeus,imx51-apf51", "fsl,imx51"; | |
18 | ||
19 | gpio-keys { | |
20 | compatible = "gpio-keys"; | |
21 | ||
22 | user-key { | |
23 | label = "user"; | |
24 | gpios = <&gpio1 3 0>; | |
25 | linux,code = <256>; /* BTN_0 */ | |
26 | }; | |
27 | }; | |
28 | ||
29 | leds { | |
30 | compatible = "gpio-leds"; | |
31 | ||
32 | user { | |
33 | label = "Heartbeat"; | |
34 | gpios = <&gpio1 2 0>; | |
35 | linux,default-trigger = "heartbeat"; | |
36 | }; | |
37 | }; | |
38 | }; | |
39 | ||
40 | &esdhc1 { | |
41 | pinctrl-names = "default"; | |
42 | pinctrl-0 = <&pinctrl_esdhc1_1>; | |
43 | cd-gpios = <&gpio2 29 0>; | |
44 | bus-width = <4>; | |
45 | status = "okay"; | |
46 | }; | |
47 | ||
48 | &esdhc2 { | |
49 | pinctrl-names = "default"; | |
50 | pinctrl-0 = <&pinctrl_esdhc2_1>; | |
51 | bus-width = <4>; | |
52 | non-removable; | |
53 | status = "okay"; | |
54 | }; | |
55 | ||
56 | &iomuxc { | |
57 | pinctrl-names = "default"; | |
58 | pinctrl-0 = <&pinctrl_hog>; | |
59 | ||
60 | hog { | |
61 | pinctrl_hog: hoggrp { | |
62 | fsl,pins = < | |
63 | MX51_PAD_EIM_EB2__GPIO2_22 0x0C5 | |
64 | MX51_PAD_EIM_EB3__GPIO2_23 0x0C5 | |
65 | MX51_PAD_EIM_CS4__GPIO2_29 0x100 | |
66 | MX51_PAD_NANDF_D13__GPIO3_27 0x0C5 | |
67 | MX51_PAD_NANDF_D12__GPIO3_28 0x0C5 | |
68 | MX51_PAD_CSPI1_SS0__GPIO4_24 0x0C5 | |
69 | MX51_PAD_CSPI1_SS1__GPIO4_25 0x0C5 | |
70 | MX51_PAD_GPIO1_2__GPIO1_2 0x0C5 | |
71 | MX51_PAD_GPIO1_3__GPIO1_3 0x0C5 | |
72 | >; | |
73 | }; | |
74 | }; | |
75 | }; |