ARM: mvebu: add crypto related nodes to armada-xp.dtsi
[deliverable/linux.git] / arch / arm / boot / dts / kirkwood-6192.dtsi
CommitLineData
e38cd3ae
MH
1/ {
2 mbus {
7b36efd0 3 pciec: pcie-controller {
e38cd3ae
MH
4 compatible = "marvell,kirkwood-pcie";
5 status = "disabled";
6 device_type = "pci";
7
8 #address-cells = <3>;
9 #size-cells = <2>;
10
11 bus-range = <0x00 0xff>;
12
13 ranges =
14 <0x82000000 0 0x40000 MBUS_ID(0xf0, 0x01) 0x40000 0 0x00002000
15 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
16 0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */>;
17
7b36efd0 18 pcie0: pcie@1,0 {
e38cd3ae
MH
19 device_type = "pci";
20 assigned-addresses = <0x82000800 0 0x00040000 0 0x2000>;
21 reg = <0x0800 0 0 0 0>;
22 #address-cells = <3>;
23 #size-cells = <2>;
24 #interrupt-cells = <1>;
25 ranges = <0x82000000 0 0 0x82000000 0x1 0 1 0
26 0x81000000 0 0 0x81000000 0x1 0 1 0>;
27 interrupt-map-mask = <0 0 0 0>;
28 interrupt-map = <0 0 0 0 &intc 9>;
29 marvell,pcie-port = <0>;
30 marvell,pcie-lane = <0>;
31 clocks = <&gate_clk 2>;
32 status = "disabled";
33 };
34 };
35 };
36
37 ocp@f1000000 {
a9483969 38 pinctrl: pin-controller@10000 {
e38cd3ae 39 compatible = "marvell,88f6192-pinctrl";
e38cd3ae 40
e38cd3ae
MH
41 pmx_sata0: pmx-sata0 {
42 marvell,pins = "mpp5", "mpp21", "mpp23";
43 marvell,function = "sata0";
44 };
45 pmx_sata1: pmx-sata1 {
46 marvell,pins = "mpp4", "mpp20", "mpp22";
47 marvell,function = "sata1";
48 };
e38cd3ae
MH
49 pmx_sdio: pmx-sdio {
50 marvell,pins = "mpp12", "mpp13", "mpp14",
51 "mpp15", "mpp16", "mpp17";
52 marvell,function = "sdio";
53 };
54 };
55
7b36efd0 56 rtc: rtc@10300 {
e38cd3ae
MH
57 compatible = "marvell,kirkwood-rtc", "marvell,orion-rtc";
58 reg = <0x10300 0x20>;
59 interrupts = <53>;
60 clocks = <&gate_clk 7>;
61 };
62
7b36efd0 63 sata: sata@80000 {
e38cd3ae
MH
64 compatible = "marvell,orion-sata";
65 reg = <0x80000 0x5000>;
66 interrupts = <21>;
67 clocks = <&gate_clk 14>, <&gate_clk 15>;
68 clock-names = "0", "1";
9c569b39
ED
69 phys = <&sata_phy0>, <&sata_phy1>;
70 phy-names = "port0", "port1";
e38cd3ae
MH
71 status = "disabled";
72 };
73
7b36efd0 74 sdio: mvsdio@90000 {
e38cd3ae
MH
75 compatible = "marvell,orion-sdio";
76 reg = <0x90000 0x200>;
77 interrupts = <28>;
78 clocks = <&gate_clk 4>;
79 bus-width = <4>;
80 cap-sdio-irq;
81 cap-sd-highspeed;
82 cap-mmc-highspeed;
83 status = "disabled";
84 };
85 };
86};
This page took 0.116286 seconds and 5 git commands to generate.