Commit | Line | Data |
---|---|---|
4a69fcd3 CC |
1 | /* |
2 | * Copyright 2015 Endless Mobile, Inc. | |
3 | * Author: Carlo Caione <carlo@endlessm.com> | |
4 | * | |
5 | * This file is dual-licensed: you can use it either under the terms | |
6 | * of the GPL or the X11 license, at your option. Note that this dual | |
7 | * licensing only applies to this file, and not this project as a | |
8 | * whole. | |
9 | * | |
10 | * a) This library is free software; you can redistribute it and/or | |
11 | * modify it under the terms of the GNU General Public License as | |
12 | * published by the Free Software Foundation; either version 2 of the | |
13 | * License, or (at your option) any later version. | |
14 | * | |
15 | * This library is distributed in the hope that it will be useful, | |
16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | * GNU General Public License for more details. | |
19 | * | |
20 | * You should have received a copy of the GNU General Public License | |
21 | * along with this program. If not, see <http://www.gnu.org/licenses/>. | |
22 | * | |
23 | * Or, alternatively, | |
24 | * | |
25 | * b) Permission is hereby granted, free of charge, to any person | |
26 | * obtaining a copy of this software and associated documentation | |
27 | * files (the "Software"), to deal in the Software without | |
28 | * restriction, including without limitation the rights to use, | |
29 | * copy, modify, merge, publish, distribute, sublicense, and/or | |
30 | * sell copies of the Software, and to permit persons to whom the | |
31 | * Software is furnished to do so, subject to the following | |
32 | * conditions: | |
33 | * | |
34 | * The above copyright notice and this permission notice shall be | |
35 | * included in all copies or substantial portions of the Software. | |
36 | * | |
37 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
38 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES | |
39 | * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
40 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT | |
41 | * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, | |
42 | * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
43 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
44 | * OTHER DEALINGS IN THE SOFTWARE. | |
45 | */ | |
46 | ||
47 | #include <dt-bindings/clock/meson8b-clkc.h> | |
48 | #include <dt-bindings/gpio/meson8b-gpio.h> | |
cad059c6 | 49 | #include <dt-bindings/reset/amlogic,meson8b-reset.h> |
4a69fcd3 CC |
50 | #include "skeleton.dtsi" |
51 | ||
52 | / { | |
53 | interrupt-parent = <&gic>; | |
54 | ||
55 | cpus { | |
56 | #address-cells = <1>; | |
57 | #size-cells = <0>; | |
58 | ||
59 | cpu@200 { | |
60 | device_type = "cpu"; | |
61 | compatible = "arm,cortex-a5"; | |
62 | next-level-cache = <&L2>; | |
63 | reg = <0x200>; | |
64 | }; | |
65 | ||
66 | cpu@201 { | |
67 | device_type = "cpu"; | |
68 | compatible = "arm,cortex-a5"; | |
69 | next-level-cache = <&L2>; | |
70 | reg = <0x201>; | |
71 | }; | |
72 | ||
73 | cpu@202 { | |
74 | device_type = "cpu"; | |
75 | compatible = "arm,cortex-a5"; | |
76 | next-level-cache = <&L2>; | |
77 | reg = <0x202>; | |
78 | }; | |
79 | ||
80 | cpu@203 { | |
81 | device_type = "cpu"; | |
82 | compatible = "arm,cortex-a5"; | |
83 | next-level-cache = <&L2>; | |
84 | reg = <0x203>; | |
85 | }; | |
86 | }; | |
87 | ||
88 | soc { | |
89 | compatible = "simple-bus"; | |
90 | #address-cells = <1>; | |
91 | #size-cells = <1>; | |
92 | ranges; | |
93 | ||
94 | L2: l2-cache-controller@c4200000 { | |
95 | compatible = "arm,pl310-cache"; | |
96 | reg = <0xc4200000 0x1000>; | |
97 | cache-unified; | |
98 | cache-level = <2>; | |
99 | }; | |
100 | ||
101 | gic: interrupt-controller@c4301000 { | |
102 | compatible = "arm,cortex-a9-gic"; | |
103 | reg = <0xc4301000 0x1000>, | |
104 | <0xc4300100 0x0100>; | |
105 | interrupt-controller; | |
106 | #interrupt-cells = <3>; | |
107 | }; | |
108 | ||
cad059c6 NA |
109 | reset: reset-controller@c1104404 { |
110 | compatible = "amlogic,meson8b-reset"; | |
111 | reg = <0xc1104404 0x20>; | |
112 | #reset-cells = <1>; | |
113 | }; | |
114 | ||
e9c478a9 CC |
115 | wdt: watchdog@c1109900 { |
116 | compatible = "amlogic,meson8b-wdt"; | |
117 | reg = <0xc1109900 0x8>; | |
118 | interrupts = <0 0 1>; | |
119 | }; | |
120 | ||
4a69fcd3 CC |
121 | timer@c1109940 { |
122 | compatible = "amlogic,meson6-timer"; | |
123 | reg = <0xc1109940 0x18>; | |
124 | interrupts = <0 10 1>; | |
125 | }; | |
126 | ||
127 | uart_AO: serial@c81004c0 { | |
128 | compatible = "amlogic,meson-uart"; | |
129 | reg = <0xc81004c0 0x18>; | |
130 | interrupts = <0 90 1>; | |
131 | clocks = <&clkc CLKID_CLK81>; | |
132 | status = "disabled"; | |
133 | }; | |
134 | ||
135 | uart_A: serial@c11084c0 { | |
136 | compatible = "amlogic,meson-uart"; | |
137 | reg = <0xc11084c0 0x18>; | |
138 | interrupts = <0 26 1>; | |
139 | clocks = <&clkc CLKID_CLK81>; | |
140 | status = "disabled"; | |
141 | }; | |
142 | ||
143 | uart_B: serial@c11084dc { | |
144 | compatible = "amlogic,meson-uart"; | |
145 | reg = <0xc11084dc 0x18>; | |
146 | interrupts = <0 75 1>; | |
147 | clocks = <&clkc CLKID_CLK81>; | |
148 | status = "disabled"; | |
149 | }; | |
150 | ||
151 | uart_C: serial@c1108700 { | |
152 | compatible = "amlogic,meson-uart"; | |
153 | reg = <0xc1108700 0x18>; | |
154 | interrupts = <0 93 1>; | |
155 | clocks = <&clkc CLKID_CLK81>; | |
156 | status = "disabled"; | |
157 | }; | |
158 | ||
159 | clkc: clock-controller@c1104000 { | |
160 | #clock-cells = <1>; | |
161 | compatible = "amlogic,meson8b-clkc"; | |
162 | reg = <0xc1108000 0x4>, <0xc1104000 0x460>; | |
163 | }; | |
164 | ||
b60e1157 CC |
165 | pinctrl_cbus: pinctrl@c1109880 { |
166 | compatible = "amlogic,meson8b-cbus-pinctrl"; | |
4a69fcd3 CC |
167 | reg = <0xc1109880 0x10>; |
168 | #address-cells = <1>; | |
169 | #size-cells = <1>; | |
170 | ranges; | |
171 | ||
172 | gpio: banks@c11080b0 { | |
173 | reg = <0xc11080b0 0x28>, | |
174 | <0xc11080e8 0x18>, | |
175 | <0xc1108120 0x18>, | |
176 | <0xc1108030 0x38>; | |
177 | reg-names = "mux", "pull", "pull-enable", "gpio"; | |
178 | gpio-controller; | |
179 | #gpio-cells = <2>; | |
180 | }; | |
b60e1157 CC |
181 | }; |
182 | ||
183 | pinctrl_aobus: pinctrl@c8100084 { | |
184 | compatible = "amlogic,meson8b-aobus-pinctrl"; | |
185 | reg = <0xc8100084 0xc>; | |
186 | #address-cells = <1>; | |
187 | #size-cells = <1>; | |
188 | ranges; | |
4a69fcd3 CC |
189 | |
190 | gpio_ao: ao-bank@c1108030 { | |
191 | reg = <0xc8100014 0x4>, | |
192 | <0xc810002c 0x4>, | |
193 | <0xc8100024 0x8>; | |
194 | reg-names = "mux", "pull", "gpio"; | |
195 | gpio-controller; | |
196 | #gpio-cells = <2>; | |
197 | }; | |
198 | ||
199 | uart_ao_a_pins: uart_ao_a { | |
200 | mux { | |
201 | groups = "uart_tx_ao_a", "uart_rx_ao_a"; | |
202 | function = "uart_ao"; | |
203 | }; | |
204 | }; | |
205 | }; | |
206 | }; | |
207 | }; /* end of / */ |