ARM: shmobile: bockw-reference dts: Replace "nor-jedec" by "jedec,spi-nor"
[deliverable/linux.git] / arch / arm / boot / dts / r8a7778-bockw-reference.dts
CommitLineData
cfa66a81
KM
1/*
2 * Reference Device Tree Source for the Bock-W board
3 *
4 * Copyright (C) 2013 Renesas Solutions Corp.
5 * Copyright (C) 2013 Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
6 *
7 * based on r8a7779
8 *
9 * Copyright (C) 2013 Renesas Solutions Corp.
10 * Copyright (C) 2013 Simon Horman
11 *
12 * This file is licensed under the terms of the GNU General Public License
13 * version 2. This program is licensed "as is" without any warranty of any
14 * kind, whether express or implied.
15 */
16
17/dts-v1/;
31c46cbf 18#include "r8a7778.dtsi"
77e2d7e2 19#include <dt-bindings/interrupt-controller/irq.h>
f729dd55 20#include <dt-bindings/gpio/gpio.h>
cfa66a81
KM
21
22/ {
23 model = "bockw";
24 compatible = "renesas,bockw-reference", "renesas,r8a7778";
25
5be97ca4
SH
26 aliases {
27 serial0 = &scif0;
28 };
29
cfa66a81 30 chosen {
05988b32
GU
31 bootargs = "ignore_loglevel root=/dev/nfs ip=dhcp rw";
32 stdout-path = &scif0;
cfa66a81
KM
33 };
34
35 memory {
36 device_type = "memory";
37 reg = <0x60000000 0x10000000>;
38 };
1e918e00
KM
39
40 fixedregulator3v3: fixedregulator@0 {
41 compatible = "regulator-fixed";
42 regulator-name = "fixed-3.3V";
43 regulator-min-microvolt = <3300000>;
44 regulator-max-microvolt = <3300000>;
45 regulator-boot-on;
46 regulator-always-on;
47 };
48
73c79afa 49 ethernet@18300000 {
1e918e00
KM
50 compatible = "smsc,lan9220", "smsc,lan9115";
51 reg = <0x18300000 0x1000>;
52
53 phy-mode = "mii";
54 interrupt-parent = <&irqpin>;
08281424 55 interrupts = <0 IRQ_TYPE_EDGE_FALLING>;
1e918e00
KM
56 reg-io-width = <4>;
57 vddvario-supply = <&fixedregulator3v3>;
58 vdd33a-supply = <&fixedregulator3v3>;
59 };
14cdd83a 60
14cdd83a
KM
61};
62
63&mmcif {
64 pinctrl-0 = <&mmc_pins>;
65 pinctrl-names = "default";
66
67 vmmc-supply = <&fixedregulator3v3>;
68 bus-width = <8>;
69 broken-cd;
70 status = "okay";
1e918e00
KM
71};
72
73&irqpin {
74 status = "okay";
cfa66a81 75};
8ed1f8a5 76
18b27aeb
SH
77&tmu0 {
78 status = "okay";
79};
80
8ed1f8a5 81&pfc {
fb9c1ce4 82 scif0_pins: serial0 {
8ed1f8a5
KM
83 renesas,groups = "scif0_data_a", "scif0_ctrl";
84 renesas,function = "scif0";
85 };
9ebe54ba
KM
86
87 mmc_pins: mmc {
88 renesas,groups = "mmc_data8", "mmc_ctrl";
89 renesas,function = "mmc";
90 };
9d0395a5 91
fb9c1ce4 92 sdhi0_pins: sd0 {
9d0395a5 93 renesas,groups = "sdhi0_data4", "sdhi0_ctrl",
f729dd55 94 "sdhi0_cd";
9d0395a5
KM
95 renesas,function = "sdhi0";
96 };
8c663966
KM
97
98 hspi0_pins: hspi0 {
99 renesas,groups = "hspi0_a";
100 renesas,function = "hspi0";
101 };
9d0395a5
KM
102};
103
104&sdhi0 {
105 pinctrl-0 = <&sdhi0_pins>;
106 pinctrl-names = "default";
107
108 vmmc-supply = <&fixedregulator3v3>;
109 bus-width = <4>;
110 status = "okay";
f729dd55 111 wp-gpios = <&gpio3 18 GPIO_ACTIVE_HIGH>;
8ed1f8a5 112};
8c663966
KM
113
114&hspi0 {
115 pinctrl-0 = <&hspi0_pins>;
116 pinctrl-names = "default";
117 status = "okay";
6d879a09
GU
118
119 flash: flash@0 {
120 #address-cells = <1>;
121 #size-cells = <1>;
49633bbb 122 compatible = "spansion,s25fl008k", "jedec,spi-nor";
6d879a09
GU
123 reg = <0>;
124 spi-max-frequency = <104000000>;
125 m25p,fast-read;
126
127 partition@0 {
128 label = "data(spi)";
129 reg = <0x00000000 0x00100000>;
130 };
131 };
8c663966 132};
5be97ca4
SH
133
134&scif0 {
135 pinctrl-0 = <&scif0_pins>;
136 pinctrl-names = "default";
137
138 status = "okay";
139};
This page took 0.115436 seconds and 5 git commands to generate.