Commit | Line | Data |
---|---|---|
a42fc57a SS |
1 | /* |
2 | * Device Tree Source for the SILK board | |
3 | * | |
4 | * Copyright (C) 2014 Renesas Electronics Corporation | |
5 | * Copyright (C) 2014-2015 Renesas Solutions Corp. | |
6 | * Copyright (C) 2014-2015 Cogent Embedded, Inc. | |
7 | * | |
8 | * This file is licensed under the terms of the GNU General Public License | |
9 | * version 2. This program is licensed "as is" without any warranty of any | |
10 | * kind, whether express or implied. | |
11 | */ | |
12 | ||
13 | /dts-v1/; | |
14 | #include "r8a7794.dtsi" | |
15 | ||
16 | / { | |
17 | model = "SILK"; | |
18 | compatible = "renesas,silk", "renesas,r8a7794"; | |
19 | ||
20 | aliases { | |
21 | serial0 = &scif2; | |
22 | }; | |
23 | ||
24 | chosen { | |
dad5c83d | 25 | bootargs = "ignore_loglevel rw root=/dev/nfs ip=dhcp"; |
a42fc57a SS |
26 | stdout-path = &scif2; |
27 | }; | |
28 | ||
29 | memory@40000000 { | |
30 | device_type = "memory"; | |
31 | reg = <0 0x40000000 0 0x40000000>; | |
32 | }; | |
054531e7 SS |
33 | |
34 | d3_3v: regulator@0 { | |
35 | compatible = "regulator-fixed"; | |
36 | regulator-name = "D3.3V"; | |
37 | regulator-min-microvolt = <3300000>; | |
38 | regulator-max-microvolt = <3300000>; | |
39 | regulator-boot-on; | |
40 | regulator-always-on; | |
41 | }; | |
a42fc57a SS |
42 | }; |
43 | ||
44 | &extal_clk { | |
45 | clock-frequency = <20000000>; | |
46 | }; | |
47 | ||
48 | &pfc { | |
49 | scif2_pins: serial2 { | |
50 | renesas,groups = "scif2_data"; | |
51 | renesas,function = "scif2"; | |
52 | }; | |
dad5c83d SS |
53 | |
54 | ether_pins: ether { | |
55 | renesas,groups = "eth_link", "eth_mdio", "eth_rmii"; | |
56 | renesas,function = "eth"; | |
57 | }; | |
58 | ||
59 | phy1_pins: phy1 { | |
60 | renesas,groups = "intc_irq8"; | |
61 | renesas,function = "intc"; | |
62 | }; | |
054531e7 | 63 | |
fa070791 SS |
64 | i2c1_pins: i2c1 { |
65 | renesas,groups = "i2c1"; | |
66 | renesas,function = "i2c1"; | |
67 | }; | |
68 | ||
054531e7 SS |
69 | mmcif0_pins: mmcif0 { |
70 | renesas,groups = "mmc_data8", "mmc_ctrl"; | |
71 | renesas,function = "mmc"; | |
72 | }; | |
0ebdbc50 SS |
73 | |
74 | qspi_pins: spi0 { | |
75 | renesas,groups = "qspi_ctrl", "qspi_data4"; | |
76 | renesas,function = "qspi"; | |
77 | }; | |
8614daf2 SS |
78 | |
79 | vin0_pins: vin0 { | |
80 | renesas,groups = "vin0_data8", "vin0_clk"; | |
81 | renesas,function = "vin0"; | |
82 | }; | |
f409ed0f SS |
83 | |
84 | usb0_pins: usb0 { | |
85 | renesas,groups = "usb0"; | |
86 | renesas,function = "usb0"; | |
87 | }; | |
88 | ||
89 | usb1_pins: usb1 { | |
90 | renesas,groups = "usb1"; | |
91 | renesas,function = "usb1"; | |
92 | }; | |
a42fc57a SS |
93 | }; |
94 | ||
95 | &scif2 { | |
96 | pinctrl-0 = <&scif2_pins>; | |
97 | pinctrl-names = "default"; | |
98 | ||
99 | status = "okay"; | |
100 | }; | |
dad5c83d SS |
101 | |
102 | ðer { | |
103 | pinctrl-0 = <ðer_pins &phy1_pins>; | |
104 | pinctrl-names = "default"; | |
105 | ||
106 | phy-handle = <&phy1>; | |
107 | renesas,ether-link-active-low; | |
108 | status = "okay"; | |
109 | ||
110 | phy1: ethernet-phy@1 { | |
111 | reg = <1>; | |
112 | interrupt-parent = <&irqc0>; | |
113 | interrupts = <8 IRQ_TYPE_LEVEL_LOW>; | |
114 | micrel,led-mode = <1>; | |
115 | }; | |
116 | }; | |
054531e7 | 117 | |
fa070791 SS |
118 | &i2c1 { |
119 | pinctrl-0 = <&i2c1_pins>; | |
120 | pinctrl-names = "default"; | |
121 | ||
122 | status = "okay"; | |
123 | clock-frequency = <400000>; | |
8614daf2 SS |
124 | |
125 | composite-in@20 { | |
126 | compatible = "adi,adv7180"; | |
127 | reg = <0x20>; | |
128 | remote = <&vin0>; | |
129 | ||
130 | port { | |
131 | adv7180: endpoint { | |
132 | bus-width = <8>; | |
133 | remote-endpoint = <&vin0ep>; | |
134 | }; | |
135 | }; | |
136 | }; | |
fa070791 SS |
137 | }; |
138 | ||
054531e7 SS |
139 | &mmcif0 { |
140 | pinctrl-0 = <&mmcif0_pins>; | |
141 | pinctrl-names = "default"; | |
142 | ||
143 | vmmc-supply = <&d3_3v>; | |
144 | vqmmc-supply = <&d3_3v>; | |
145 | bus-width = <8>; | |
146 | non-removable; | |
147 | status = "okay"; | |
148 | }; | |
0ebdbc50 SS |
149 | |
150 | &qspi { | |
151 | pinctrl-0 = <&qspi_pins>; | |
152 | pinctrl-names = "default"; | |
153 | ||
154 | status = "okay"; | |
155 | ||
156 | flash@0 { | |
157 | #address-cells = <1>; | |
158 | #size-cells = <1>; | |
159 | compatible = "spansion,s25fl512s", "jedec,spi-nor"; | |
160 | reg = <0>; | |
161 | spi-max-frequency = <30000000>; | |
162 | spi-tx-bus-width = <4>; | |
163 | spi-rx-bus-width = <4>; | |
164 | spi-cpol; | |
165 | spi-cpha; | |
166 | m25p,fast-read; | |
167 | ||
168 | partition@0 { | |
169 | label = "loader"; | |
170 | reg = <0x00000000 0x00040000>; | |
171 | read-only; | |
172 | }; | |
173 | partition@40000 { | |
174 | label = "user"; | |
175 | reg = <0x00040000 0x00400000>; | |
176 | read-only; | |
177 | }; | |
178 | partition@440000 { | |
179 | label = "flash"; | |
180 | reg = <0x00440000 0x03bc0000>; | |
181 | }; | |
182 | }; | |
183 | }; | |
8614daf2 SS |
184 | |
185 | /* composite video input */ | |
186 | &vin0 { | |
187 | status = "okay"; | |
188 | pinctrl-0 = <&vin0_pins>; | |
189 | pinctrl-names = "default"; | |
190 | ||
191 | port { | |
192 | #address-cells = <1>; | |
193 | #size-cells = <0>; | |
194 | ||
195 | vin0ep: endpoint { | |
196 | remote-endpoint = <&adv7180>; | |
197 | bus-width = <8>; | |
198 | }; | |
199 | }; | |
200 | }; | |
f409ed0f SS |
201 | |
202 | &pci0 { | |
203 | status = "okay"; | |
204 | pinctrl-0 = <&usb0_pins>; | |
205 | pinctrl-names = "default"; | |
206 | }; | |
207 | ||
208 | &pci1 { | |
209 | status = "okay"; | |
210 | pinctrl-0 = <&usb1_pins>; | |
211 | pinctrl-names = "default"; | |
212 | }; | |
1f4f6317 SS |
213 | |
214 | &usbphy { | |
215 | status = "okay"; | |
216 | }; |