Commit | Line | Data |
---|---|---|
66314223 DN |
1 | /* |
2 | * Copyright (C) 2012 Altera Corporation <www.altera.com> | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License as published by | |
6 | * the Free Software Foundation; either version 2 of the License, or | |
7 | * (at your option) any later version. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, | |
10 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
11 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
12 | * GNU General Public License for more details. | |
13 | * | |
14 | * You should have received a copy of the GNU General Public License | |
15 | * along with this program. If not, see <http://www.gnu.org/licenses/>. | |
16 | */ | |
17 | ||
18 | /dts-v1/; | |
c6dcb101 DN |
19 | /* First 4KB has trampoline code for secondary cores. */ |
20 | /memreserve/ 0x00000000 0x0001000; | |
7da9b436 | 21 | #include "socfpga.dtsi" |
66314223 DN |
22 | |
23 | / { | |
c2ad2844 | 24 | soc { |
042000b0 DN |
25 | clkmgr@ffd04000 { |
26 | clocks { | |
27 | osc1 { | |
28 | clock-frequency = <25000000>; | |
29 | }; | |
30 | }; | |
31 | }; | |
32 | ||
8126def8 | 33 | mmc0: dwmmc0@ff704000 { |
9b931361 | 34 | num-slots = <1>; |
9b931361 | 35 | broken-cd; |
f5bbe55a JC |
36 | bus-width = <4>; |
37 | cap-mmc-highspeed; | |
38 | cap-sd-highspeed; | |
9b931361 DN |
39 | }; |
40 | ||
d6dd735f DN |
41 | sysmgr@ffd08000 { |
42 | cpu1-start-addr = <0xffd080c4>; | |
43 | }; | |
66314223 DN |
44 | }; |
45 | }; | |
c1ad85d7 DN |
46 | |
47 | &watchdog0 { | |
48 | status = "okay"; | |
49 | }; |