ARM: mvebu: add crypto related nodes to armada-xp.dtsi
[deliverable/linux.git] / arch / arm / boot / dts / sun8i-a33.dtsi
CommitLineData
35af8e4b
VP
1/*
2 * Copyright 2014 Chen-Yu Tsai
3 *
4 * Chen-Yu Tsai <wens@csie.org>
5 *
6 * This file is dual-licensed: you can use it either under the terms
7 * of the GPL or the X11 license, at your option. Note that this dual
8 * licensing only applies to this file, and not this project as a
9 * whole.
10 *
11 * a) This file is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of the
14 * License, or (at your option) any later version.
15 *
16 * This file is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * Or, alternatively,
22 *
23 * b) Permission is hereby granted, free of charge, to any person
24 * obtaining a copy of this software and associated documentation
25 * files (the "Software"), to deal in the Software without
26 * restriction, including without limitation the rights to use,
27 * copy, modify, merge, publish, distribute, sublicense, and/or
28 * sell copies of the Software, and to permit persons to whom the
29 * Software is furnished to do so, subject to the following
30 * conditions:
31 *
32 * The above copyright notice and this permission notice shall be
33 * included in all copies or substantial portions of the Software.
34 *
35 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
36 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
37 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
38 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
39 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
40 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
41 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
42 * OTHER DEALINGS IN THE SOFTWARE.
43 */
44
45#include "sun8i-a23-a33.dtsi"
46
47/ {
48 cpus {
49 cpu@2 {
50 compatible = "arm,cortex-a7";
51 device_type = "cpu";
52 reg = <2>;
53 };
54
55 cpu@3 {
56 compatible = "arm,cortex-a7";
57 device_type = "cpu";
58 reg = <3>;
59 };
60 };
61
62 memory {
63 reg = <0x40000000 0x80000000>;
64 };
65
66 clocks {
67 /* Dummy clock for pll11 (DDR1) until actually implemented */
68 pll11: pll11_clk {
69 #clock-cells = <0>;
70 compatible = "fixed-clock";
71 clock-frequency = <0>;
72 clock-output-names = "pll11";
73 };
74
75 mbus_clk: clk@01c2015c {
76 #clock-cells = <0>;
77 compatible = "allwinner,sun8i-a23-mbus-clk";
78 reg = <0x01c2015c 0x4>;
79 clocks = <&osc24M>, <&pll6 1>, <&pll5>, <&pll11>;
80 clock-output-names = "mbus";
81 };
82 };
4f8449b1
HG
83
84 soc@01c00000 {
85 usb_otg: usb@01c19000 {
86 compatible = "allwinner,sun8i-a33-musb";
87 reg = <0x01c19000 0x0400>;
88 clocks = <&ahb1_gates 24>;
89 resets = <&ahb1_rst 24>;
90 interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
91 interrupt-names = "mc";
92 phys = <&usbphy 0>;
93 phy-names = "usb";
94 extcon = <&usbphy 0>;
95 status = "disabled";
96 };
97
98 usbphy: phy@01c19400 {
99 compatible = "allwinner,sun8i-a33-usb-phy";
100 reg = <0x01c19400 0x14>,
101 <0x01c1a800 0x4>;
102 reg-names = "phy_ctrl",
103 "pmu1";
104 clocks = <&usb_clk 8>,
105 <&usb_clk 9>;
106 clock-names = "usb0_phy",
107 "usb1_phy";
108 resets = <&usb_clk 0>,
109 <&usb_clk 1>;
110 reset-names = "usb0_reset",
111 "usb1_reset";
112 status = "disabled";
113 #phy-cells = <1>;
114 };
115 };
35af8e4b
VP
116};
117
118&pio {
119 compatible = "allwinner,sun8i-a33-pinctrl";
120 interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>,
121 <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
63c6509b
CYT
122
123 uart0_pins_b: uart0@1 {
124 allwinner,pins = "PB0", "PB1";
125 allwinner,function = "uart0";
126 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
127 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
128 };
129
35af8e4b 130};
This page took 0.057022 seconds and 5 git commands to generate.