projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ARM: tegra: Use "disabled" for status property
[deliverable/linux.git] / arch / arm / boot / dts / tegra124-venice2.dts
CommitLineData
a1425d42
JL		 1/dts-v1/;
2
146db0ea 3#include <dt-bindings/input/input.h>
a1425d42
JL		 4#include "tegra124.dtsi"
5
6/ {
7 model = "NVIDIA Tegra124 Venice2";
8 compatible = "nvidia,venice2", "nvidia,tegra124";
9
b1afa782
SW		 10 aliases {
11 rtc0 = "/i2c@7000d000/as3722@40";
12 rtc1 = "/rtc@7000e000";
13 };
14
a1425d42
JL		 15 memory {
16 reg = <0x80000000 0x80000000>;
17 };
18
4b20bcbe
LD		 19 pinmux: pinmux@70000868 {
20 pinctrl-names = "default";
21 pinctrl-0 = <&pinmux_default>;
22
23 pinmux_default: common {
24 dap_mclk1_pw4 {
25 nvidia,pins = "dap_mclk1_pw4";
26 nvidia,function = "extperiph1";
27 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
28 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
29 nvidia,tristate = <TEGRA_PIN_DISABLE>;
30 };
31 dap1_din_pn1 {
365c483f
LD		 32 nvidia,pins = "dap1_din_pn1";
33 nvidia,function = "i2s0";
34 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
35 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
36 nvidia,tristate = <TEGRA_PIN_ENABLE>;
37 };
38 dap1_dout_pn2 {
39 nvidia,pins = "dap1_dout_pn2",
4b20bcbe
LD		 40 "dap1_fs_pn0",
41 "dap1_sclk_pn3";
42 nvidia,function = "i2s0";
365c483f 43 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
4b20bcbe
LD		 44 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
45 nvidia,tristate = <TEGRA_PIN_ENABLE>;
46 };
47 dap2_din_pa4 {
365c483f 48 nvidia,pins = "dap2_din_pa4";
4b20bcbe
LD		 49 nvidia,function = "i2s1";
50 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
51 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
4ffb9385 52 nvidia,tristate = <TEGRA_PIN_DISABLE>;
4b20bcbe 53 };
365c483f
LD		 54 dap2_dout_pa5 {
55 nvidia,pins = "dap2_dout_pa5",
56 "dap2_fs_pa2",
57 "dap2_sclk_pa3";
58 nvidia,function = "i2s1";
4b20bcbe
LD		 59 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
60 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
365c483f 61 nvidia,tristate = <TEGRA_PIN_DISABLE>;
4b20bcbe 62 };
365c483f
LD		 63 dvfs_pwm_px0 {
64 nvidia,pins = "dvfs_pwm_px0",
65 "dvfs_clk_px2";
4b20bcbe
LD		 66 nvidia,function = "cldvfs";
67 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
68 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
69 nvidia,tristate = <TEGRA_PIN_DISABLE>;
70 };
71 ulpi_clk_py0 {
72 nvidia,pins = "ulpi_clk_py0",
4b20bcbe
LD		 73 "ulpi_nxt_py2",
74 "ulpi_stp_py3";
75 nvidia,function = "spi1";
365c483f
LD		 76 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
77 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
78 nvidia,tristate = <TEGRA_PIN_DISABLE>;
79 };
80 ulpi_dir_py1 {
81 nvidia,pins = "ulpi_dir_py1";
82 nvidia,function = "spi1";
4b20bcbe 83 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
365c483f 84 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
4b20bcbe
LD		 85 nvidia,tristate = <TEGRA_PIN_DISABLE>;
86 };
87 cam_i2c_scl_pbb1 {
88 nvidia,pins = "cam_i2c_scl_pbb1",
89 "cam_i2c_sda_pbb2";
90 nvidia,function = "i2c3";
91 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
92 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
93 nvidia,tristate = <TEGRA_PIN_DISABLE>;
94 nvidia,lock = <TEGRA_PIN_DISABLE>;
95 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
96 };
97 gen2_i2c_scl_pt5 {
98 nvidia,pins = "gen2_i2c_scl_pt5",
99 "gen2_i2c_sda_pt6";
100 nvidia,function = "i2c2";
101 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
102 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
103 nvidia,tristate = <TEGRA_PIN_DISABLE>;
104 nvidia,lock = <TEGRA_PIN_DISABLE>;
105 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
106 };
107 pg4 {
108 nvidia,pins = "pg4",
109 "pg5",
110 "pg6",
4b20bcbe
LD		 111 "pi3";
112 nvidia,function = "spi4";
113 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
114 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
115 nvidia,tristate = <TEGRA_PIN_DISABLE>;
116 };
365c483f
LD		 117 pg7 {
118 nvidia,pins = "pg7";
119 nvidia,function = "spi4";
4b20bcbe 120 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
365c483f
LD		 121 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
122 nvidia,tristate = <TEGRA_PIN_DISABLE>;
4b20bcbe
LD		 123 };
124 ph1 {
125 nvidia,pins = "ph1";
126 nvidia,function = "pwm1";
127 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
128 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
129 nvidia,tristate = <TEGRA_PIN_DISABLE>;
130 };
365c483f
LD		 131 pk0 {
132 nvidia,pins = "pk0",
133 "kb_row15_ps7",
134 "clk_32k_out_pa0";
135 nvidia,function = "soc";
136 nvidia,pull = <TEGRA_PIN_PULL_UP>;
f5cb19b4 137 nvidia,tristate = <TEGRA_PIN_DISABLE>;
365c483f 138 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
f5cb19b4 139 };
4b20bcbe
LD		 140 sdmmc1_clk_pz0 {
141 nvidia,pins = "sdmmc1_clk_pz0",
142 "sdmmc1_cmd_pz1",
143 "sdmmc1_dat0_py7",
144 "sdmmc1_dat1_py6",
145 "sdmmc1_dat2_py5",
146 "sdmmc1_dat3_py4";
147 nvidia,function = "sdmmc1";
148 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
149 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
150 nvidia,tristate = <TEGRA_PIN_DISABLE>;
151 };
365c483f
LD		 152 sdmmc1_cmd_pz1 {
153 nvidia,pins = "sdmmc1_cmd_pz1",
154 "sdmmc1_dat0_py7",
155 "sdmmc1_dat1_py6",
156 "sdmmc1_dat2_py5",
157 "sdmmc1_dat3_py4";
158 nvidia,function = "sdmmc1";
159 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
160 nvidia,pull = <TEGRA_PIN_PULL_UP>;
161 nvidia,tristate = <TEGRA_PIN_DISABLE>;
162 };
4b20bcbe
LD		 163 sdmmc3_clk_pa6 {
164 nvidia,pins = "sdmmc3_clk_pa6";
165 nvidia,function = "sdmmc3";
166 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
167 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
168 nvidia,tristate = <TEGRA_PIN_DISABLE>;
169 };
170 sdmmc3_cmd_pa7 {
171 nvidia,pins = "sdmmc3_cmd_pa7",
172 "sdmmc3_dat0_pb7",
173 "sdmmc3_dat1_pb6",
174 "sdmmc3_dat2_pb5",
175 "sdmmc3_dat3_pb4",
176 "sdmmc3_clk_lb_out_pee4",
177 "sdmmc3_clk_lb_in_pee5";
178 nvidia,function = "sdmmc3";
179 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
180 nvidia,pull = <TEGRA_PIN_PULL_UP>;
181 nvidia,tristate = <TEGRA_PIN_DISABLE>;
182 };
183 sdmmc4_clk_pcc4 {
184 nvidia,pins = "sdmmc4_clk_pcc4";
185 nvidia,function = "sdmmc4";
186 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
187 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
188 nvidia,tristate = <TEGRA_PIN_DISABLE>;
189 };
190 sdmmc4_cmd_pt7 {
191 nvidia,pins = "sdmmc4_cmd_pt7",
192 "sdmmc4_dat0_paa0",
193 "sdmmc4_dat1_paa1",
194 "sdmmc4_dat2_paa2",
195 "sdmmc4_dat3_paa3",
196 "sdmmc4_dat4_paa4",
197 "sdmmc4_dat5_paa5",
198 "sdmmc4_dat6_paa6",
199 "sdmmc4_dat7_paa7";
200 nvidia,function = "sdmmc4";
201 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
202 nvidia,pull = <TEGRA_PIN_PULL_UP>;
203 nvidia,tristate = <TEGRA_PIN_DISABLE>;
204 };
205 pwr_i2c_scl_pz6 {
206 nvidia,pins = "pwr_i2c_scl_pz6",
207 "pwr_i2c_sda_pz7";
208 nvidia,function = "i2cpwr";
209 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
210 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
211 nvidia,tristate = <TEGRA_PIN_DISABLE>;
365c483f 212 nvidia,lock = <TEGRA_PIN_DISABLE>;
4b20bcbe
LD		 213 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
214 };
215 jtag_rtck {
216 nvidia,pins = "jtag_rtck";
217 nvidia,function = "rtck";
218 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
219 nvidia,pull = <TEGRA_PIN_PULL_UP>;
220 nvidia,tristate = <TEGRA_PIN_DISABLE>;
221 };
222 clk_32k_in {
223 nvidia,pins = "clk_32k_in";
224 nvidia,function = "clk";
225 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
226 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
227 nvidia,tristate = <TEGRA_PIN_DISABLE>;
228 };
229 core_pwr_req {
230 nvidia,pins = "core_pwr_req";
231 nvidia,function = "pwron";
232 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
233 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
234 nvidia,tristate = <TEGRA_PIN_DISABLE>;
235 };
236 cpu_pwr_req {
237 nvidia,pins = "cpu_pwr_req";
238 nvidia,function = "cpu";
239 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
240 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
241 nvidia,tristate = <TEGRA_PIN_DISABLE>;
242 };
243 pwr_int_n {
244 nvidia,pins = "pwr_int_n";
245 nvidia,function = "pmi";
246 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
247 nvidia,pull = <TEGRA_PIN_PULL_UP>;
248 nvidia,tristate = <TEGRA_PIN_DISABLE>;
249 };
250 reset_out_n {
251 nvidia,pins = "reset_out_n";
252 nvidia,function = "reset_out_n";
253 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
254 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
255 nvidia,tristate = <TEGRA_PIN_DISABLE>;
256 };
257 clk3_out_pee0 {
258 nvidia,pins = "clk3_out_pee0";
259 nvidia,function = "extperiph3";
260 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
261 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
262 nvidia,tristate = <TEGRA_PIN_DISABLE>;
263 };
264 dap4_din_pp5 {
365c483f
LD		 265 nvidia,pins = "dap4_din_pp5";
266 nvidia,function = "i2s3";
267 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
268 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
269 nvidia,tristate = <TEGRA_PIN_ENABLE>;
270 };
271 dap4_dout_pp6 {
272 nvidia,pins = "dap4_dout_pp6",
4b20bcbe
LD		 273 "dap4_fs_pp4",
274 "dap4_sclk_pp7";
275 nvidia,function = "i2s3";
365c483f 276 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
4b20bcbe
LD		 277 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
278 nvidia,tristate = <TEGRA_PIN_ENABLE>;
279 };
280 gen1_i2c_sda_pc5 {
281 nvidia,pins = "gen1_i2c_sda_pc5",
282 "gen1_i2c_scl_pc4";
283 nvidia,function = "i2c1";
284 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
285 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
286 nvidia,tristate = <TEGRA_PIN_DISABLE>;
287 nvidia,lock = <TEGRA_PIN_DISABLE>;
365c483f 288 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
4b20bcbe 289 };
365c483f
LD		 290 uart2_cts_n_pj5 {
291 nvidia,pins = "uart2_cts_n_pj5";
292 nvidia,function = "uartb";
4b20bcbe 293 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
4ffb9385 294 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
4b20bcbe
LD		 295 nvidia,tristate = <TEGRA_PIN_DISABLE>;
296 };
365c483f
LD		 297 uart2_rts_n_pj6 {
298 nvidia,pins = "uart2_rts_n_pj6";
4b20bcbe 299 nvidia,function = "uartb";
365c483f 300 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
4b20bcbe
LD		 301 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
302 nvidia,tristate = <TEGRA_PIN_DISABLE>;
303 };
304 uart2_rxd_pc3 {
365c483f 305 nvidia,pins = "uart2_rxd_pc3";
4b20bcbe
LD		 306 nvidia,function = "irda";
307 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
308 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
309 nvidia,tristate = <TEGRA_PIN_DISABLE>;
310 };
365c483f
LD		 311 uart2_txd_pc2 {
312 nvidia,pins = "uart2_txd_pc2";
313 nvidia,function = "irda";
314 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
315 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
316 nvidia,tristate = <TEGRA_PIN_DISABLE>;
317 };
4b20bcbe
LD		 318 uart3_cts_n_pa1 {
319 nvidia,pins = "uart3_cts_n_pa1",
365c483f 320 "uart3_rxd_pw7";
4b20bcbe
LD		 321 nvidia,function = "uartc";
322 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
323 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
324 nvidia,tristate = <TEGRA_PIN_DISABLE>;
325 };
365c483f
LD		 326 uart3_rts_n_pc0 {
327 nvidia,pins = "uart3_rts_n_pc0",
328 "uart3_txd_pw6";
329 nvidia,function = "uartc";
330 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
331 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
332 nvidia,tristate = <TEGRA_PIN_DISABLE>;
333 };
4b20bcbe
LD		 334 hdmi_cec_pee3 {
335 nvidia,pins = "hdmi_cec_pee3";
336 nvidia,function = "cec";
337 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
338 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
339 nvidia,tristate = <TEGRA_PIN_DISABLE>;
365c483f
LD		 340 nvidia,lock = <TEGRA_PIN_DISABLE>;
341 nvidia,open-drain = <TEGRA_PIN_DISABLE>;
342 };
343 hdmi_int_pn7 {
344 nvidia,pins = "hdmi_int_pn7";
345 nvidia,function = "rsvd1";
346 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
347 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
348 nvidia,tristate = <TEGRA_PIN_DISABLE>;
4b20bcbe
LD		 349 };
350 ddc_scl_pv4 {
351 nvidia,pins = "ddc_scl_pv4",
352 "ddc_sda_pv5";
353 nvidia,function = "i2c4";
354 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
355 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
356 nvidia,tristate = <TEGRA_PIN_DISABLE>;
365c483f
LD		 357 nvidia,lock = <TEGRA_PIN_DISABLE>;
358 nvidia,rcv-sel = <TEGRA_PIN_ENABLE>;
359 };
360 pj7 {
361 nvidia,pins = "pj7",
362 "pk7";
363 nvidia,function = "uartd";
364 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
365 nvidia,tristate = <TEGRA_PIN_DISABLE>;
366 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
367 };
368 pb0 {
369 nvidia,pins = "pb0",
370 "pb1";
371 nvidia,function = "uartd";
372 nvidia,pull = <TEGRA_PIN_PULL_UP>;
373 nvidia,tristate = <TEGRA_PIN_DISABLE>;
374 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
375 };
376 ph0 {
377 nvidia,pins = "ph0";
378 nvidia,function = "pwm0";
379 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
380 nvidia,tristate = <TEGRA_PIN_DISABLE>;
381 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
382 };
383 kb_row10_ps2 {
384 nvidia,pins = "kb_row10_ps2";
385 nvidia,function = "uarta";
386 nvidia,pull = <TEGRA_PIN_PULL_UP>;
387 nvidia,tristate = <TEGRA_PIN_DISABLE>;
388 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
389 };
390 kb_row9_ps1 {
391 nvidia,pins = "kb_row9_ps1";
392 nvidia,function = "uarta";
393 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
394 nvidia,tristate = <TEGRA_PIN_DISABLE>;
395 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
396 };
397 kb_row6_pr6 {
398 nvidia,pins = "kb_row6_pr6";
399 nvidia,function = "displaya_alt";
400 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
401 nvidia,tristate = <TEGRA_PIN_DISABLE>;
402 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
4b20bcbe
LD		 403 };
404 usb_vbus_en0_pn4 {
405 nvidia,pins = "usb_vbus_en0_pn4";
406 nvidia,function = "usb";
407 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
408 nvidia,pull = <TEGRA_PIN_PULL_UP>;
409 nvidia,tristate = <TEGRA_PIN_DISABLE>;
410 nvidia,lock = <TEGRA_PIN_DISABLE>;
365c483f 411 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
4b20bcbe
LD		 412 };
413 usb_vbus_en1_pn5 {
414 nvidia,pins = "usb_vbus_en1_pn5";
415 nvidia,function = "usb";
416 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
417 nvidia,pull = <TEGRA_PIN_PULL_UP>;
418 nvidia,tristate = <TEGRA_PIN_DISABLE>;
419 nvidia,lock = <TEGRA_PIN_DISABLE>;
365c483f 420 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
4b20bcbe
LD		 421 };
422 drive_sdio1 {
423 nvidia,pins = "drive_sdio1";
424 nvidia,high-speed-mode = <TEGRA_PIN_ENABLE>;
425 nvidia,schmitt = <TEGRA_PIN_DISABLE>;
426 nvidia,low-power-mode = <TEGRA_PIN_LP_DRIVE_DIV_1>;
427 nvidia,pull-down-strength = <32>;
428 nvidia,pull-up-strength = <42>;
429 nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_FASTEST>;
430 nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_FASTEST>;
431 };
432 drive_sdio3 {
433 nvidia,pins = "drive_sdio3";
434 nvidia,high-speed-mode = <TEGRA_PIN_ENABLE>;
435 nvidia,schmitt = <TEGRA_PIN_DISABLE>;
436 nvidia,low-power-mode = <TEGRA_PIN_LP_DRIVE_DIV_1>;
437 nvidia,pull-down-strength = <20>;
438 nvidia,pull-up-strength = <36>;
439 nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_FASTEST>;
440 nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_FASTEST>;
441 };
442 drive_gma {
443 nvidia,pins = "drive_gma";
444 nvidia,high-speed-mode = <TEGRA_PIN_ENABLE>;
445 nvidia,schmitt = <TEGRA_PIN_DISABLE>;
446 nvidia,low-power-mode = <TEGRA_PIN_LP_DRIVE_DIV_1>;
447 nvidia,pull-down-strength = <1>;
448 nvidia,pull-up-strength = <2>;
449 nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_FASTEST>;
450 nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_FASTEST>;
451 nvidia,drive-type = <1>;
452 };
365c483f
LD		 453 als_irq_l {
454 nvidia,pins = "gpio_x3_aud_px3";
455 nvidia,function = "gmi";
456 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
457 nvidia,tristate = <TEGRA_PIN_ENABLE>;
458 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
459 };
460 codec_irq_l {
461 nvidia,pins = "ph4";
462 nvidia,function = "gmi";
463 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
464 nvidia,tristate = <TEGRA_PIN_DISABLE>;
465 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
466 };
467 lcd_bl_en {
468 nvidia,pins = "ph2";
469 nvidia,function = "gmi";
470 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
471 nvidia,tristate = <TEGRA_PIN_DISABLE>;
472 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
473 };
474 touch_irq_l {
475 nvidia,pins = "gpio_w3_aud_pw3";
476 nvidia,function = "spi6";
477 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
478 nvidia,tristate = <TEGRA_PIN_ENABLE>;
479 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
480 };
481 tpm_davint_l {
482 nvidia,pins = "ph6";
483 nvidia,function = "gmi";
484 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
485 nvidia,tristate = <TEGRA_PIN_ENABLE>;
486 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
487 };
488 ts_irq_l {
489 nvidia,pins = "pk2";
490 nvidia,function = "gmi";
491 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
492 nvidia,tristate = <TEGRA_PIN_ENABLE>;
493 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
494 };
495 ts_reset_l {
496 nvidia,pins = "pk4";
497 nvidia,function = "gmi";
498 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
499 nvidia,tristate = <TEGRA_PIN_DISABLE>;
500 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
501 };
502 ts_shdn_l {
503 nvidia,pins = "pk1";
504 nvidia,function = "gmi";
505 nvidia,pull = <TEGRA_PIN_PULL_UP>;
506 nvidia,tristate = <TEGRA_PIN_DISABLE>;
507 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
508 };
509 ph7 {
510 nvidia,pins = "ph7";
511 nvidia,function = "gmi";
512 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
513 nvidia,tristate = <TEGRA_PIN_DISABLE>;
514 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
515 };
516 kb_col0_ap {
517 nvidia,pins = "kb_col0_pq0";
518 nvidia,function = "rsvd4";
519 nvidia,pull = <TEGRA_PIN_PULL_UP>;
520 nvidia,tristate = <TEGRA_PIN_DISABLE>;
521 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
522 };
523 lid_open {
524 nvidia,pins = "kb_row4_pr4";
525 nvidia,function = "rsvd3";
526 nvidia,pull = <TEGRA_PIN_PULL_UP>;
527 nvidia,tristate = <TEGRA_PIN_DISABLE>;
528 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
529 };
530 en_vdd_sd {
531 nvidia,pins = "kb_row0_pr0";
532 nvidia,function = "rsvd4";
533 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
534 nvidia,tristate = <TEGRA_PIN_DISABLE>;
535 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
536 };
537 ac_ok {
538 nvidia,pins = "pj0";
539 nvidia,function = "gmi";
540 nvidia,pull = <TEGRA_PIN_PULL_UP>;
541 nvidia,tristate = <TEGRA_PIN_ENABLE>;
542 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
543 };
544 sensor_irq_l {
545 nvidia,pins = "pi6";
546 nvidia,function = "gmi";
547 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
548 nvidia,tristate = <TEGRA_PIN_DISABLE>;
549 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
550 };
551 wifi_en {
552 nvidia,pins = "gpio_x7_aud_px7";
553 nvidia,function = "rsvd4";
554 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
555 nvidia,tristate = <TEGRA_PIN_DISABLE>;
556 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
557 };
558 wifi_rst_l {
559 nvidia,pins = "clk2_req_pcc5";
560 nvidia,function = "dap";
561 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
562 nvidia,tristate = <TEGRA_PIN_DISABLE>;
563 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
564 };
565 hp_det_l {
566 nvidia,pins = "ulpi_data1_po2";
567 nvidia,function = "spi3";
568 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
569 nvidia,tristate = <TEGRA_PIN_DISABLE>;
570 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
571 };
4b20bcbe
LD		 572 };
573 };
574
a1425d42
JL		 575 serial@70006000 {
576 status = "okay";
577 };
578
e013485d
TR		 579 pwm: pwm@7000a000 {
580 status = "okay";
581 };
582
9d5b2505
SW		 583 i2c@7000c000 {
584 status = "okay";
585 clock-frequency = <100000>;
b0e1caee
SW		 586
587 acodec: audio-codec@10 {
588 compatible = "maxim,max98090";
589 reg = <0x10>;
590 interrupt-parent = <&gpio>;
591 interrupts = <TEGRA_GPIO(H, 4) GPIO_ACTIVE_HIGH>;
592 };
9d5b2505
SW		 593 };
594
595 i2c@7000c400 {
596 status = "okay";
597 clock-frequency = <100000>;
598 };
599
600 i2c@7000c500 {
601 status = "okay";
602 clock-frequency = <100000>;
603 };
604
605 i2c@7000c700 {
606 status = "okay";
607 clock-frequency = <100000>;
608 };
609
610 i2c@7000d000 {
611 status = "okay";
fcacaba7
LD		 612 clock-frequency = <400000>;
613
614 as3722: as3722@40 {
615 compatible = "ams,as3722";
616 reg = <0x40>;
617 interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
618
7be75df2
LD		 619 ams,system-power-controller;
620
fcacaba7
LD		 621 #interrupt-cells = <2>;
622 interrupt-controller;
623
624 gpio-controller;
625 #gpio-cells = <2>;
626
627 pinctrl-names = "default";
628 pinctrl-0 = <&as3722_default>;
629
630 as3722_default: pinmux {
631 gpio0 {
632 pins = "gpio0";
633 function = "gpio";
634 bias-pull-down;
635 };
636
637 gpio1_2_4_7 {
638 pins = "gpio1", "gpio2", "gpio4", "gpio7";
639 function = "gpio";
640 bias-pull-up;
641 };
642
643 gpio3_6 {
644 pins = "gpio3", "gpio6";
645 bias-high-impedance;
646 };
647
648 gpio5 {
649 pins = "gpio5";
650 function = "clk32k-out";
651 };
652 };
653
654 regulators {
655 vsup-sd2-supply = <&vdd_ac_bat_reg>;
656 vsup-sd3-supply = <&vdd_ac_bat_reg>;
657 vsup-sd4-supply = <&vdd_ac_bat_reg>;
658 vsup-sd5-supply = <&vdd_ac_bat_reg>;
659 vin-ldo0-supply = <&as3722_sd2>;
660 vin-ldo1-6-supply = <&vdd_ac_bat_reg>;
661 vin-ldo2-5-7-supply = <&as3722_sd5>;
662 vin-ldo3-4-supply = <&vdd_ac_bat_reg>;
663 vin-ldo9-10-supply = <&vdd_ac_bat_reg>;
664 vin-ldo11-supply = <&vdd_ac_bat_reg>;
665
666 sd0 {
667 regulator-name = "vdd-cpu";
668 regulator-min-microvolt = <700000>;
669 regulator-max-microvolt = <1400000>;
670 regulator-min-microamp = <3500000>;
671 regulator-max-microamp = <3500000>;
672 regulator-always-on;
673 regulator-boot-on;
674 ams,external-control = <2>;
675 };
676
677 sd1 {
678 regulator-name = "vdd-core";
679 regulator-min-microvolt = <700000>;
680 regulator-max-microvolt = <1350000>;
681 regulator-min-microamp = <2500000>;
682 regulator-max-microamp = <2500000>;
683 regulator-always-on;
684 regulator-boot-on;
685 ams,external-control = <1>;
686 };
687
688 as3722_sd2: sd2 {
689 regulator-name = "vddio-ddr";
690 regulator-min-microvolt = <1350000>;
691 regulator-max-microvolt = <1350000>;
692 regulator-always-on;
693 regulator-boot-on;
694 };
695
696 sd3 {
697 regulator-name = "vddio-ddr-2phase";
698 regulator-min-microvolt = <1350000>;
699 regulator-max-microvolt = <1350000>;
700 regulator-always-on;
701 regulator-boot-on;
702 };
703
704 sd4 {
705 regulator-name = "avdd-pex-sata";
706 regulator-min-microvolt = <1050000>;
707 regulator-max-microvolt = <1050000>;
708 regulator-boot-on;
709 regulator-always-on;
710 };
711
712 as3722_sd5: sd5 {
713 regulator-name = "vddio-sys";
714 regulator-min-microvolt = <1800000>;
715 regulator-max-microvolt = <1800000>;
716 regulator-boot-on;
717 regulator-always-on;
718 };
719
720 sd6 {
721 regulator-name = "vdd-gpu";
722 regulator-min-microvolt = <650000>;
723 regulator-max-microvolt = <1200000>;
724 regulator-min-microamp = <3500000>;
725 regulator-max-microamp = <3500000>;
726 regulator-boot-on;
727 regulator-always-on;
728 };
729
730 ldo0 {
731 regulator-name = "avdd_pll";
732 regulator-min-microvolt = <1050000>;
733 regulator-max-microvolt = <1050000>;
734 regulator-boot-on;
735 regulator-always-on;
736 ams,external-control = <1>;
737 };
738
739 ldo1 {
740 regulator-name = "run-cam-1.8";
741 regulator-min-microvolt = <1800000>;
742 regulator-max-microvolt = <1800000>;
743 };
744
745 ldo2 {
746 regulator-name = "gen-avdd,vddio-hsic";
747 regulator-min-microvolt = <1200000>;
748 regulator-max-microvolt = <1200000>;
749 regulator-boot-on;
750 regulator-always-on;
751 };
752
753 ldo3 {
754 regulator-name = "vdd-rtc";
755 regulator-min-microvolt = <1000000>;
756 regulator-max-microvolt = <1000000>;
757 regulator-boot-on;
758 regulator-always-on;
759 ams,enable-tracking;
760 };
761
762 ldo4 {
763 regulator-name = "vdd-cam";
764 regulator-min-microvolt = <2800000>;
765 regulator-max-microvolt = <2800000>;
766 regulator-boot-on;
767 regulator-always-on;
768 };
769
770 ldo5 {
771 regulator-name = "vdd-cam-front";
772 regulator-min-microvolt = <1200000>;
773 regulator-max-microvolt = <1200000>;
774 };
775
776 ldo6 {
777 regulator-name = "vddio-sdmmc3";
778 regulator-min-microvolt = <1800000>;
779 regulator-max-microvolt = <3300000>;
780 regulator-boot-on;
781 regulator-always-on;
782 };
783
784 ldo7 {
785 regulator-name = "vdd-cam-rear";
786 regulator-min-microvolt = <1050000>;
787 regulator-max-microvolt = <1050000>;
788 };
789
790 ldo9 {
791 regulator-name = "vdd-touch";
792 regulator-min-microvolt = <2800000>;
793 regulator-max-microvolt = <2800000>;
794 };
795
796 ldo10 {
797 regulator-name = "vdd-cam-af";
798 regulator-min-microvolt = <2800000>;
799 regulator-max-microvolt = <2800000>;
800 };
801
802 ldo11 {
803 regulator-name = "vpp-fuse";
804 regulator-min-microvolt = <1800000>;
805 regulator-max-microvolt = <1800000>;
806 };
807 };
808 };
9d5b2505
SW		 809 };
810
146db0ea
TR		 811 spi@7000d400 {
812 status = "okay";
813
814 cros-ec@0 {
815 compatible = "google,cros-ec-spi";
816 spi-max-frequency = <4000000>;
817 interrupt-parent = <&gpio>;
818 interrupts = <TEGRA_GPIO(C, 7) IRQ_TYPE_LEVEL_LOW>;
819 reg = <0>;
820
821 google,cros-ec-spi-msg-delay = <2000>;
822
823 cros-ec-keyb {
824 compatible = "google,cros-ec-keyb";
825 keypad,num-rows = <8>;
826 keypad,num-columns = <13>;
827 google,needs-ghost-filter;
828
829 linux,keymap = <
830 MATRIX_KEY(0x00, 0x01, KEY_LEFTMETA)
831 MATRIX_KEY(0x00, 0x02, KEY_F1)
832 MATRIX_KEY(0x00, 0x03, KEY_B)
833 MATRIX_KEY(0x00, 0x04, KEY_F10)
834 MATRIX_KEY(0x00, 0x06, KEY_N)
835 MATRIX_KEY(0x00, 0x08, KEY_EQUAL)
836 MATRIX_KEY(0x00, 0x0a, KEY_RIGHTALT)
837
838 MATRIX_KEY(0x01, 0x01, KEY_ESC)
839 MATRIX_KEY(0x01, 0x02, KEY_F4)
840 MATRIX_KEY(0x01, 0x03, KEY_G)
841 MATRIX_KEY(0x01, 0x04, KEY_F7)
842 MATRIX_KEY(0x01, 0x06, KEY_H)
843 MATRIX_KEY(0x01, 0x08, KEY_APOSTROPHE)
844 MATRIX_KEY(0x01, 0x09, KEY_F9)
845 MATRIX_KEY(0x01, 0x0b, KEY_BACKSPACE)
846
847 MATRIX_KEY(0x02, 0x00, KEY_LEFTCTRL)
848 MATRIX_KEY(0x02, 0x01, KEY_TAB)
849 MATRIX_KEY(0x02, 0x02, KEY_F3)
850 MATRIX_KEY(0x02, 0x03, KEY_T)
851 MATRIX_KEY(0x02, 0x04, KEY_F6)
852 MATRIX_KEY(0x02, 0x05, KEY_RIGHTBRACE)
853 MATRIX_KEY(0x02, 0x06, KEY_Y)
854 MATRIX_KEY(0x02, 0x07, KEY_102ND)
855 MATRIX_KEY(0x02, 0x08, KEY_LEFTBRACE)
856 MATRIX_KEY(0x02, 0x09, KEY_F8)
857
858 MATRIX_KEY(0x03, 0x01, KEY_GRAVE)
859 MATRIX_KEY(0x03, 0x02, KEY_F2)
860 MATRIX_KEY(0x03, 0x03, KEY_5)
861 MATRIX_KEY(0x03, 0x04, KEY_F5)
862 MATRIX_KEY(0x03, 0x06, KEY_6)
863 MATRIX_KEY(0x03, 0x08, KEY_MINUS)
864 MATRIX_KEY(0x03, 0x0b, KEY_BACKSLASH)
865
866 MATRIX_KEY(0x04, 0x00, KEY_RIGHTCTRL)
867 MATRIX_KEY(0x04, 0x01, KEY_A)
868 MATRIX_KEY(0x04, 0x02, KEY_D)
869 MATRIX_KEY(0x04, 0x03, KEY_F)
870 MATRIX_KEY(0x04, 0x04, KEY_S)
871 MATRIX_KEY(0x04, 0x05, KEY_K)
872 MATRIX_KEY(0x04, 0x06, KEY_J)
873 MATRIX_KEY(0x04, 0x08, KEY_SEMICOLON)
874 MATRIX_KEY(0x04, 0x09, KEY_L)
875 MATRIX_KEY(0x04, 0x0a, KEY_BACKSLASH)
876 MATRIX_KEY(0x04, 0x0b, KEY_ENTER)
877
878 MATRIX_KEY(0x05, 0x01, KEY_Z)
879 MATRIX_KEY(0x05, 0x02, KEY_C)
880 MATRIX_KEY(0x05, 0x03, KEY_V)
881 MATRIX_KEY(0x05, 0x04, KEY_X)
882 MATRIX_KEY(0x05, 0x05, KEY_COMMA)
883 MATRIX_KEY(0x05, 0x06, KEY_M)
884 MATRIX_KEY(0x05, 0x07, KEY_LEFTSHIFT)
885 MATRIX_KEY(0x05, 0x08, KEY_SLASH)
886 MATRIX_KEY(0x05, 0x09, KEY_DOT)
887 MATRIX_KEY(0x05, 0x0b, KEY_SPACE)
888
889 MATRIX_KEY(0x06, 0x01, KEY_1)
890 MATRIX_KEY(0x06, 0x02, KEY_3)
891 MATRIX_KEY(0x06, 0x03, KEY_4)
892 MATRIX_KEY(0x06, 0x04, KEY_2)
893 MATRIX_KEY(0x06, 0x05, KEY_8)
894 MATRIX_KEY(0x06, 0x06, KEY_7)
895 MATRIX_KEY(0x06, 0x08, KEY_0)
896 MATRIX_KEY(0x06, 0x09, KEY_9)
897 MATRIX_KEY(0x06, 0x0a, KEY_LEFTALT)
898 MATRIX_KEY(0x06, 0x0b, KEY_DOWN)
899 MATRIX_KEY(0x06, 0x0c, KEY_RIGHT)
900
901 MATRIX_KEY(0x07, 0x01, KEY_Q)
902 MATRIX_KEY(0x07, 0x02, KEY_E)
903 MATRIX_KEY(0x07, 0x03, KEY_R)
904 MATRIX_KEY(0x07, 0x04, KEY_W)
905 MATRIX_KEY(0x07, 0x05, KEY_I)
906 MATRIX_KEY(0x07, 0x06, KEY_U)
907 MATRIX_KEY(0x07, 0x07, KEY_RIGHTSHIFT)
908 MATRIX_KEY(0x07, 0x08, KEY_P)
909 MATRIX_KEY(0x07, 0x09, KEY_O)
910 MATRIX_KEY(0x07, 0x0b, KEY_UP)
911 MATRIX_KEY(0x07, 0x0c, KEY_LEFT)
912 >;
913 };
914 };
915 };
916
11e5b4f9
SW		 917 spi@7000da00 {
918 status = "okay";
919 spi-max-frequency = <25000000>;
920 spi-flash@0 {
921 compatible = "winbond,w25q32dw";
922 reg = <0>;
923 spi-max-frequency = <20000000>;
924 };
925 };
926
a1425d42
JL		 927 pmc@7000e400 {
928 nvidia,invert-interrupt;
6ec1d127
JL		 929 nvidia,suspend-mode = <1>;
930 nvidia,cpu-pwr-good-time = <500>;
931 nvidia,cpu-pwr-off-time = <300>;
932 nvidia,core-pwr-good-time = <641 3845>;
933 nvidia,core-pwr-off-time = <61036>;
934 nvidia,core-power-req-active-high;
935 nvidia,sys-clock-req-active-high;
a1425d42 936 };
3b86baf2 937
784c7444
SW		 938 sdhci@700b0400 {
939 cd-gpios = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_HIGH>;
940 power-gpios = <&gpio TEGRA_GPIO(R, 0) GPIO_ACTIVE_HIGH>;
941 status = "okay";
942 bus-width = <4>;
943 };
944
945 sdhci@700b0600 {
946 status = "okay";
947 bus-width = <8>;
948 };
949
b0e1caee
SW		 950 ahub@70300000 {
951 i2s@70301100 {
952 status = "okay";
953 };
954 };
955
3b86baf2
JL		 956 clocks {
957 compatible = "simple-bus";
958 #address-cells = <1>;
959 #size-cells = <0>;
960
961 clk32k_in: clock@0 {
962 compatible = "fixed-clock";
963 reg=<0>;
964 #clock-cells = <0>;
965 clock-frequency = <32768>;
966 };
967 };
b0e1caee 968
3f748d44
TR		 969 gpio-keys {
970 compatible = "gpio-keys";
971
972 power {
973 label = "Power";
974 gpios = <&gpio TEGRA_GPIO(Q, 0) GPIO_ACTIVE_LOW>;
975 linux,code = <KEY_POWER>;
976 debounce-interval = <10>;
977 gpio-key,wakeup;
978 };
979 };
980
fcacaba7
LD		 981 regulators {
982 compatible = "simple-bus";
983 #address-cells = <1>;
984 #size-cells = <0>;
985
986 vdd_ac_bat_reg: regulator@0 {
987 compatible = "regulator-fixed";
988 reg = <0>;
989 regulator-name = "vdd_ac_bat";
990 regulator-min-microvolt = <5000000>;
991 regulator-max-microvolt = <5000000>;
992 regulator-always-on;
993 };
994
995 vdd_3v3_reg: regulator@1 {
996 compatible = "regulator-fixed";
997 reg = <1>;
998 regulator-name = "vdd_3v3";
999 regulator-min-microvolt = <3300000>;
1000 regulator-max-microvolt = <3300000>;
1001 regulator-always-on;
1002 regulator-boot-on;
1003 enable-active-high;
1004 gpio = <&as3722 1 GPIO_ACTIVE_HIGH>;
1005 };
1006
1007 vdd_3v3_modem_reg: regulator@2 {
1008 compatible = "regulator-fixed";
1009 reg = <2>;
1010 regulator-name = "vdd-modem-3v3";
1011 regulator-min-microvolt = <3300000>;
1012 regulator-max-microvolt = <3300000>;
1013 enable-active-high;
1014 gpio = <&as3722 2 GPIO_ACTIVE_HIGH>;
1015 };
1016
1017 vdd_hdmi_5v0_reg: regulator@3 {
1018 compatible = "regulator-fixed";
1019 reg = <3>;
1020 regulator-name = "vdd-hdmi-5v0";
1021 regulator-min-microvolt = <5000000>;
1022 regulator-max-microvolt = <5000000>;
1023 enable-active-high;
1024 gpio = <&gpio TEGRA_GPIO(K, 6) GPIO_ACTIVE_HIGH>;
1025 };
1026
1027 vdd_bl_reg: regulator@4 {
1028 compatible = "regulator-fixed";
1029 reg = <4>;
1030 regulator-name = "vdd-bl";
1031 regulator-min-microvolt = <3300000>;
1032 regulator-max-microvolt = <3300000>;
1033 gpio = <&gpio TEGRA_GPIO(P, 2) GPIO_ACTIVE_LOW>;
1034 };
1035
1036 vdd_ts_sw_5v0: regulator@5 {
1037 compatible = "regulator-fixed";
1038 reg = <5>;
1039 regulator-name = "vdd_ts_sw";
1040 regulator-min-microvolt = <5000000>;
1041 regulator-max-microvolt = <5000000>;
1042 enable-active-high;
1043 regulator-boot-on;
1044 gpio = <&gpio TEGRA_GPIO(K, 1) GPIO_ACTIVE_LOW>;
1045 };
1046
1047 usb1_vbus_reg: regulator@6 {
1048 compatible = "regulator-fixed";
1049 reg = <6>;
1050 regulator-name = "usb1_vbus";
1051 regulator-min-microvolt = <5000000>;
1052 regulator-max-microvolt = <5000000>;
1053 regulator-boot-on;
1054 enable-active-high;
1055 gpio = <&gpio TEGRA_GPIO(N, 4) GPIO_ACTIVE_HIGH>;
1056 gpio-open-drain;
1057 };
1058
1059 usb3_vbus_reg: regulator@7 {
1060 compatible = "regulator-fixed";
1061 reg = <7>;
1062 regulator-name = "usb3_vbus";
1063 regulator-min-microvolt = <5000000>;
1064 regulator-max-microvolt = <5000000>;
1065 regulator-boot-on;
1066 enable-active-high;
1067 gpio = <&gpio TEGRA_GPIO(N, 5) GPIO_ACTIVE_HIGH>;
1068 gpio-open-drain;
1069 };
1070
1071 panel_3v3_reg: regulator@8 {
1072 compatible = "regulator-fixed";
1073 reg = <8>;
1074 regulator-name = "panel_3v3";
1075 regulator-min-microvolt = <3300000>;
1076 regulator-max-microvolt = <3300000>;
1077 enable-active-high;
1078 gpio = <&as3722 4 GPIO_ACTIVE_HIGH>;
1079 };
1080 };
1081
b0e1caee
SW		 1082 sound {
1083 compatible = "nvidia,tegra-audio-max98090-venice2",
1084 "nvidia,tegra-audio-max98090";
1085 nvidia,model = "NVIDIA Tegra Venice2";
1086
1087 nvidia,audio-routing =
1088 "Headphones", "HPR",
1089 "Headphones", "HPL",
1090 "Speakers", "SPKR",
1091 "Speakers", "SPKL",
1092 "Mic Jack", "MICBIAS",
1093 "IN34", "Mic Jack";
1094
1095 nvidia,i2s-controller = <&tegra_i2s1>;
1096 nvidia,audio-codec = <&acodec>;
1097
1098 clocks = <&tegra_car TEGRA124_CLK_PLL_A>,
1099 <&tegra_car TEGRA124_CLK_PLL_A_OUT0>,
1100 <&tegra_car TEGRA124_CLK_EXTERN1>;
1101 clock-names = "pll_a", "pll_a_out0", "mclk";
1102 };
a1425d42 1103};
Linux kernel - Deliverables
This page took 0.090232 seconds and 5 git commands to generate.