usb: host: tegra: don't touch EMC clock
[deliverable/linux.git] / arch / arm / boot / dts / tegra20-paz00.dts
CommitLineData
cc2afa43
MD
1/dts-v1/;
2
cc2afa43
MD
3/include/ "tegra20.dtsi"
4
5/ {
6 model = "Toshiba AC100 / Dynabook AZ";
7 compatible = "compal,paz00", "nvidia,tegra20";
8
f9eb26a4 9 memory {
cc2afa43
MD
10 reg = <0x00000000 0x20000000>;
11 };
12
f9eb26a4 13 pinmux {
ecc295bb
SW
14 pinctrl-names = "default";
15 pinctrl-0 = <&state_default>;
16
17 state_default: pinmux {
18 ata {
19 nvidia,pins = "ata", "atc", "atd", "ate",
20 "dap2", "gmb", "gmc", "gmd", "spia",
21 "spib", "spic", "spid", "spie";
22 nvidia,function = "gmi";
23 };
24 atb {
25 nvidia,pins = "atb", "gma", "gme";
26 nvidia,function = "sdio4";
27 };
28 cdev1 {
29 nvidia,pins = "cdev1";
30 nvidia,function = "plla_out";
31 };
32 cdev2 {
33 nvidia,pins = "cdev2";
34 nvidia,function = "pllp_out4";
35 };
36 crtp {
37 nvidia,pins = "crtp";
38 nvidia,function = "crt";
39 };
40 csus {
41 nvidia,pins = "csus";
42 nvidia,function = "pllc_out1";
43 };
44 dap1 {
45 nvidia,pins = "dap1";
46 nvidia,function = "dap1";
47 };
48 dap3 {
49 nvidia,pins = "dap3";
50 nvidia,function = "dap3";
51 };
52 dap4 {
53 nvidia,pins = "dap4";
54 nvidia,function = "dap4";
55 };
56 ddc {
57 nvidia,pins = "ddc";
58 nvidia,function = "i2c2";
59 };
60 dta {
61 nvidia,pins = "dta", "dtb", "dtc", "dtd", "dte";
62 nvidia,function = "rsvd1";
63 };
64 dtf {
65 nvidia,pins = "dtf";
66 nvidia,function = "i2c3";
67 };
68 gpu {
69 nvidia,pins = "gpu", "sdb", "sdd";
70 nvidia,function = "pwm";
71 };
72 gpu7 {
73 nvidia,pins = "gpu7";
74 nvidia,function = "rtck";
75 };
76 gpv {
77 nvidia,pins = "gpv", "slxa", "slxk";
78 nvidia,function = "pcie";
79 };
80 hdint {
81 nvidia,pins = "hdint", "pta";
82 nvidia,function = "hdmi";
83 };
84 i2cp {
85 nvidia,pins = "i2cp";
86 nvidia,function = "i2cp";
87 };
88 irrx {
89 nvidia,pins = "irrx", "irtx";
90 nvidia,function = "uarta";
91 };
92 kbca {
93 nvidia,pins = "kbca", "kbcc", "kbce", "kbcf";
94 nvidia,function = "kbc";
95 };
96 kbcb {
97 nvidia,pins = "kbcb", "kbcd";
98 nvidia,function = "sdio2";
99 };
100 lcsn {
101 nvidia,pins = "lcsn", "ld0", "ld1", "ld2",
102 "ld3", "ld4", "ld5", "ld6", "ld7",
103 "ld8", "ld9", "ld10", "ld11", "ld12",
104 "ld13", "ld14", "ld15", "ld16", "ld17",
105 "ldc", "ldi", "lhp0", "lhp1", "lhp2",
106 "lhs", "lm0", "lm1", "lpp", "lpw0",
107 "lpw1", "lpw2", "lsc0", "lsc1", "lsck",
108 "lsda", "lsdi", "lspi", "lvp0", "lvp1",
109 "lvs";
110 nvidia,function = "displaya";
111 };
112 owc {
113 nvidia,pins = "owc";
114 nvidia,function = "owr";
115 };
116 pmc {
117 nvidia,pins = "pmc";
118 nvidia,function = "pwr_on";
119 };
120 rm {
121 nvidia,pins = "rm";
122 nvidia,function = "i2c1";
123 };
124 sdc {
125 nvidia,pins = "sdc";
126 nvidia,function = "twc";
127 };
128 sdio1 {
129 nvidia,pins = "sdio1";
130 nvidia,function = "sdio1";
131 };
132 slxc {
133 nvidia,pins = "slxc", "slxd";
134 nvidia,function = "spi4";
135 };
136 spdi {
137 nvidia,pins = "spdi", "spdo";
138 nvidia,function = "rsvd2";
139 };
140 spif {
141 nvidia,pins = "spif", "uac";
142 nvidia,function = "rsvd4";
143 };
144 spig {
145 nvidia,pins = "spig", "spih";
146 nvidia,function = "spi2_alt";
147 };
148 uaa {
149 nvidia,pins = "uaa", "uab", "uda";
150 nvidia,function = "ulpi";
151 };
152 uad {
153 nvidia,pins = "uad";
154 nvidia,function = "spdif";
155 };
156 uca {
157 nvidia,pins = "uca", "ucb";
158 nvidia,function = "uartc";
159 };
160 conf_ata {
161 nvidia,pins = "ata", "atb", "atc", "atd", "ate",
563da21b
SW
162 "cdev1", "cdev2", "dap1", "dap2", "dtf",
163 "gma", "gmb", "gmc", "gmd", "gme",
164 "gpu", "gpu7", "gpv", "i2cp", "pta",
165 "rm", "sdio1", "slxk", "spdo", "uac",
166 "uda";
ecc295bb
SW
167 nvidia,pull = <0>;
168 nvidia,tristate = <0>;
169 };
ecc295bb
SW
170 conf_ck32 {
171 nvidia,pins = "ck32", "ddrc", "pmca", "pmcb",
172 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
173 nvidia,pull = <0>;
174 };
175 conf_crtp {
176 nvidia,pins = "crtp", "dap3", "dap4", "dtb",
177 "dtc", "dte", "slxa", "slxc", "slxd",
178 "spdi";
179 nvidia,pull = <0>;
180 nvidia,tristate = <1>;
181 };
182 conf_csus {
183 nvidia,pins = "csus", "spia", "spib", "spid",
184 "spif";
185 nvidia,pull = <1>;
186 nvidia,tristate = <1>;
187 };
188 conf_ddc {
189 nvidia,pins = "ddc", "irrx", "irtx", "kbca",
190 "kbcb", "kbcc", "kbcd", "kbce", "kbcf",
191 "spic", "spig", "uaa", "uab";
192 nvidia,pull = <2>;
193 nvidia,tristate = <0>;
194 };
195 conf_dta {
196 nvidia,pins = "dta", "dtd", "owc", "sdc", "sdd",
197 "spie", "spih", "uad", "uca", "ucb";
198 nvidia,pull = <2>;
199 nvidia,tristate = <1>;
200 };
201 conf_hdint {
202 nvidia,pins = "hdint", "ld0", "ld1", "ld2",
203 "ld3", "ld4", "ld5", "ld6", "ld7",
204 "ld8", "ld9", "ld10", "ld11", "ld12",
205 "ld13", "ld14", "ld15", "ld16", "ld17",
206 "ldc", "ldi", "lhs", "lsc0", "lspi",
207 "lvs", "pmc";
208 nvidia,tristate = <0>;
209 };
210 conf_lc {
211 nvidia,pins = "lc", "ls";
212 nvidia,pull = <2>;
213 };
214 conf_lcsn {
215 nvidia,pins = "lcsn", "lhp0", "lhp1", "lhp2",
216 "lm0", "lm1", "lpp", "lpw0", "lpw1",
217 "lpw2", "lsc1", "lsck", "lsda", "lsdi",
218 "lvp0", "lvp1", "sdb";
219 nvidia,tristate = <1>;
220 };
221 conf_ld17_0 {
222 nvidia,pins = "ld17_0", "ld19_18", "ld21_20",
223 "ld23_22";
224 nvidia,pull = <1>;
225 };
226 };
227 };
228
2a5fdc9a
SW
229 i2s@70002800 {
230 status = "okay";
c04abb3a
SW
231 };
232
233 serial@70006000 {
2a5fdc9a 234 status = "okay";
c04abb3a
SW
235 clock-frequency = <216000000>;
236 };
237
c04abb3a 238 serial@70006200 {
2a5fdc9a 239 status = "okay";
c04abb3a
SW
240 clock-frequency = <216000000>;
241 };
242
cc2afa43 243 i2c@7000c000 {
2a5fdc9a 244 status = "okay";
cc2afa43 245 clock-frequency = <400000>;
613e9657
LR
246
247 alc5632: alc5632@1e {
248 compatible = "realtek,alc5632";
249 reg = <0x1e>;
250 gpio-controller;
251 #gpio-cells = <2>;
252 };
cc2afa43
MD
253 };
254
255 i2c@7000c400 {
2a5fdc9a 256 status = "okay";
cc2afa43
MD
257 clock-frequency = <400000>;
258 };
259
f9eb26a4 260 nvec {
cc2afa43 261 compatible = "nvidia,nvec";
ba04c289 262 reg = <0x7000c500 0x100>;
0d4f7479 263 interrupts = <0 92 0x04>;
2eaab06e
SW
264 #address-cells = <1>;
265 #size-cells = <0>;
cc2afa43 266 clock-frequency = <80000>;
c44e438a 267 request-gpios = <&gpio 170 0>; /* gpio PV2 */
cc2afa43 268 slave-addr = <138>;
d409b3af
PG
269 clocks = <&tegra_car 67>, <&tegra_car 124>;
270 clock-names = "div-clk", "fast-clk";
cc2afa43
MD
271 };
272
273 i2c@7000d000 {
2a5fdc9a 274 status = "okay";
cc2afa43 275 clock-frequency = <400000>;
1266f897 276
217b8f0f
SW
277 pmic: tps6586x@34 {
278 compatible = "ti,tps6586x";
279 reg = <0x34>;
280 interrupts = <0 86 0x4>;
281
282 #gpio-cells = <2>;
283 gpio-controller;
284
285 sys-supply = <&p5valw_reg>;
286 vin-sm0-supply = <&sys_reg>;
287 vin-sm1-supply = <&sys_reg>;
288 vin-sm2-supply = <&sys_reg>;
289 vinldo01-supply = <&sm2_reg>;
290 vinldo23-supply = <&sm2_reg>;
291 vinldo4-supply = <&sm2_reg>;
292 vinldo678-supply = <&sm2_reg>;
293 vinldo9-supply = <&sm2_reg>;
294
295 regulators {
b9c665d7 296 sys_reg: sys {
217b8f0f
SW
297 regulator-name = "vdd_sys";
298 regulator-always-on;
299 };
300
b9c665d7 301 sm0 {
217b8f0f
SW
302 regulator-name = "+1.2vs_sm0,vdd_core";
303 regulator-min-microvolt = <1200000>;
304 regulator-max-microvolt = <1200000>;
305 regulator-always-on;
306 };
307
b9c665d7 308 sm1 {
217b8f0f
SW
309 regulator-name = "+1.0vs_sm1,vdd_cpu";
310 regulator-min-microvolt = <1000000>;
311 regulator-max-microvolt = <1000000>;
312 regulator-always-on;
313 };
314
b9c665d7 315 sm2_reg: sm2 {
217b8f0f
SW
316 regulator-name = "+3.7vs_sm2,vin_ldo*";
317 regulator-min-microvolt = <3700000>;
318 regulator-max-microvolt = <3700000>;
319 regulator-always-on;
320 };
321
322 /* LDO0 is not connected to anything */
323
b9c665d7 324 ldo1 {
217b8f0f
SW
325 regulator-name = "+1.1vs_ldo1,avdd_pll*";
326 regulator-min-microvolt = <1100000>;
327 regulator-max-microvolt = <1100000>;
328 regulator-always-on;
329 };
330
b9c665d7 331 ldo2 {
217b8f0f
SW
332 regulator-name = "+1.2vs_ldo2,vdd_rtc";
333 regulator-min-microvolt = <1200000>;
334 regulator-max-microvolt = <1200000>;
335 };
336
b9c665d7 337 ldo3 {
217b8f0f
SW
338 regulator-name = "+3.3vs_ldo3,avdd_usb*";
339 regulator-min-microvolt = <3300000>;
340 regulator-max-microvolt = <3300000>;
341 regulator-always-on;
342 };
343
b9c665d7 344 ldo4 {
217b8f0f
SW
345 regulator-name = "+1.8vs_ldo4,avdd_osc,vddio_sys";
346 regulator-min-microvolt = <1800000>;
347 regulator-max-microvolt = <1800000>;
348 regulator-always-on;
349 };
350
b9c665d7 351 ldo5 {
217b8f0f
SW
352 regulator-name = "+2.85vs_ldo5,vcore_mmc";
353 regulator-min-microvolt = <2850000>;
354 regulator-max-microvolt = <2850000>;
355 regulator-always-on;
356 };
357
b9c665d7 358 ldo6 {
217b8f0f
SW
359 /*
360 * Research indicates this should be
361 * 1.8v; other boards that use this
362 * rail for the same purpose need it
363 * set to 1.8v. The schematic signal
364 * name is incorrect; perhaps copied
365 * from an incorrect NVIDIA reference.
366 */
367 regulator-name = "+2.85vs_ldo6,avdd_vdac";
368 regulator-min-microvolt = <1800000>;
369 regulator-max-microvolt = <1800000>;
370 };
371
b9c665d7 372 ldo7 {
217b8f0f
SW
373 regulator-name = "+3.3vs_ldo7,avdd_hdmi";
374 regulator-min-microvolt = <3300000>;
375 regulator-max-microvolt = <3300000>;
376 };
377
b9c665d7 378 ldo8 {
217b8f0f
SW
379 regulator-name = "+1.8vs_ldo8,avdd_hdmi_pll";
380 regulator-min-microvolt = <1800000>;
381 regulator-max-microvolt = <1800000>;
382 };
383
b9c665d7 384 ldo9 {
217b8f0f
SW
385 regulator-name = "+2.85vs_ldo9,vdd_ddr_rx";
386 regulator-min-microvolt = <2850000>;
387 regulator-max-microvolt = <2850000>;
388 regulator-always-on;
389 };
390
b9c665d7 391 ldo_rtc {
217b8f0f
SW
392 regulator-name = "+3.3vs_rtc";
393 regulator-min-microvolt = <3300000>;
394 regulator-max-microvolt = <3300000>;
395 regulator-always-on;
396 };
397 };
398 };
399
1266f897
MD
400 adt7461@4c {
401 compatible = "adi,adt7461";
402 reg = <0x4c>;
403 };
cc2afa43
MD
404 };
405
217b8f0f
SW
406 pmc {
407 nvidia,invert-interrupt;
408 };
409
2a5fdc9a
SW
410 usb@c5000000 {
411 status = "okay";
412 };
413
c04abb3a 414 usb@c5004000 {
2a5fdc9a 415 status = "okay";
c04abb3a 416 nvidia,phy-reset-gpio = <&gpio 168 0>; /* gpio PV0 */
cc2afa43
MD
417 };
418
2a5fdc9a
SW
419 usb@c5008000 {
420 status = "okay";
421 };
422
cc2afa43 423 sdhci@c8000000 {
2a5fdc9a 424 status = "okay";
cc2afa43
MD
425 cd-gpios = <&gpio 173 0>; /* gpio PV5 */
426 wp-gpios = <&gpio 57 0>; /* gpio PH1 */
5f21f124 427 power-gpios = <&gpio 169 0>; /* gpio PV1 */
7f217794 428 bus-width = <4>;
cc2afa43
MD
429 };
430
cc2afa43 431 sdhci@c8000600 {
2a5fdc9a 432 status = "okay";
7f217794 433 bus-width = <8>;
cc2afa43 434 };
d8d56c84
MD
435
436 gpio-keys {
437 compatible = "gpio-keys";
438
439 power {
440 label = "Power";
441 gpios = <&gpio 79 1>; /* gpio PJ7, active low */
442 linux,code = <116>; /* KEY_POWER */
443 gpio-key,wakeup;
444 };
445 };
80c9473d
MD
446
447 gpio-leds {
448 compatible = "gpio-leds";
449
450 wifi {
451 label = "wifi-led";
c44e438a 452 gpios = <&gpio 24 0>; /* gpio PD0 */
80c9473d
MD
453 linux,default-trigger = "rfkill0";
454 };
455 };
aa607ebf 456
217b8f0f
SW
457 regulators {
458 compatible = "simple-bus";
459 #address-cells = <1>;
460 #size-cells = <0>;
461
462 p5valw_reg: regulator@0 {
463 compatible = "regulator-fixed";
464 reg = <0>;
465 regulator-name = "+5valw";
466 regulator-min-microvolt = <5000000>;
467 regulator-max-microvolt = <5000000>;
468 regulator-always-on;
469 };
470 };
471
c04abb3a
SW
472 sound {
473 compatible = "nvidia,tegra-audio-alc5632-paz00",
474 "nvidia,tegra-audio-alc5632";
475
476 nvidia,model = "Compal PAZ00";
477
478 nvidia,audio-routing =
479 "Int Spk", "SPKOUT",
480 "Int Spk", "SPKOUTN",
481 "Headset Mic", "MICBIAS1",
482 "MIC1", "Headset Mic",
483 "Headset Stereophone", "HPR",
484 "Headset Stereophone", "HPL",
485 "DMICDAT", "Digital Mic";
486
487 nvidia,audio-codec = <&alc5632>;
488 nvidia,i2s-controller = <&tegra_i2s1>;
489 nvidia,hp-det-gpios = <&gpio 178 0>; /* gpio PW2 */
aa607ebf 490 };
cc2afa43 491};
This page took 0.085608 seconds and 5 git commands to generate.