ARM: tegra: Enable PCIe controller on Cardhu
[deliverable/linux.git] / arch / arm / boot / dts / tegra30-beaver.dts
CommitLineData
d7df69fe
BW
1/dts-v1/;
2
1bd0bd49 3#include "tegra30.dtsi"
d7df69fe
BW
4
5/ {
6 model = "NVIDIA Tegra30 Beaver evaluation board";
7 compatible = "nvidia,beaver", "nvidia,tegra30";
8
9 memory {
30022bb4 10 reg = <0x80000000 0x7ff00000>;
d7df69fe
BW
11 };
12
9bd80b41
TR
13 host1x {
14 hdmi {
15 status = "okay";
16
17 vdd-supply = <&sys_3v3_reg>;
18 pll-supply = <&vio_reg>;
19
20 nvidia,hpd-gpio =
21 <&gpio TEGRA_GPIO(N, 7) GPIO_ACTIVE_HIGH>;
22 nvidia,ddc-i2c-bus = <&hdmiddc>;
23 };
24 };
25
d7df69fe
BW
26 pinmux {
27 pinctrl-names = "default";
28 pinctrl-0 = <&state_default>;
29
30 state_default: pinmux {
31 sdmmc1_clk_pz0 {
32 nvidia,pins = "sdmmc1_clk_pz0";
33 nvidia,function = "sdmmc1";
34 nvidia,pull = <0>;
35 nvidia,tristate = <0>;
36 };
37 sdmmc1_cmd_pz1 {
38 nvidia,pins = "sdmmc1_cmd_pz1",
39 "sdmmc1_dat0_py7",
40 "sdmmc1_dat1_py6",
41 "sdmmc1_dat2_py5",
42 "sdmmc1_dat3_py4";
43 nvidia,function = "sdmmc1";
44 nvidia,pull = <2>;
45 nvidia,tristate = <0>;
46 };
47 sdmmc3_clk_pa6 {
48 nvidia,pins = "sdmmc3_clk_pa6";
49 nvidia,function = "sdmmc3";
50 nvidia,pull = <0>;
51 nvidia,tristate = <0>;
52 };
53 sdmmc3_cmd_pa7 {
54 nvidia,pins = "sdmmc3_cmd_pa7",
55 "sdmmc3_dat0_pb7",
56 "sdmmc3_dat1_pb6",
57 "sdmmc3_dat2_pb5",
58 "sdmmc3_dat3_pb4";
59 nvidia,function = "sdmmc3";
60 nvidia,pull = <2>;
61 nvidia,tristate = <0>;
62 };
63 sdmmc4_clk_pcc4 {
64 nvidia,pins = "sdmmc4_clk_pcc4",
65 "sdmmc4_rst_n_pcc3";
66 nvidia,function = "sdmmc4";
67 nvidia,pull = <0>;
68 nvidia,tristate = <0>;
69 };
70 sdmmc4_dat0_paa0 {
71 nvidia,pins = "sdmmc4_dat0_paa0",
72 "sdmmc4_dat1_paa1",
73 "sdmmc4_dat2_paa2",
74 "sdmmc4_dat3_paa3",
75 "sdmmc4_dat4_paa4",
76 "sdmmc4_dat5_paa5",
77 "sdmmc4_dat6_paa6",
78 "sdmmc4_dat7_paa7";
79 nvidia,function = "sdmmc4";
80 nvidia,pull = <2>;
81 nvidia,tristate = <0>;
82 };
83 dap2_fs_pa2 {
84 nvidia,pins = "dap2_fs_pa2",
85 "dap2_sclk_pa3",
86 "dap2_din_pa4",
87 "dap2_dout_pa5";
88 nvidia,function = "i2s1";
89 nvidia,pull = <0>;
90 nvidia,tristate = <0>;
91 };
92 sdio3 {
93 nvidia,pins = "drive_sdio3";
94 nvidia,high-speed-mode = <0>;
95 nvidia,schmitt = <0>;
96 nvidia,pull-down-strength = <46>;
97 nvidia,pull-up-strength = <42>;
98 nvidia,slew-rate-rising = <1>;
99 nvidia,slew-rate-falling = <1>;
100 };
101 };
102 };
103
104 serial@70006000 {
105 status = "okay";
d7df69fe
BW
106 };
107
108 i2c@7000c000 {
109 status = "okay";
110 clock-frequency = <100000>;
111 };
112
113 i2c@7000c400 {
114 status = "okay";
115 clock-frequency = <100000>;
116 };
117
118 i2c@7000c500 {
119 status = "okay";
120 clock-frequency = <100000>;
121 };
122
9bd80b41 123 hdmiddc: i2c@7000c700 {
d7df69fe
BW
124 status = "okay";
125 clock-frequency = <100000>;
126 };
127
128 i2c@7000d000 {
129 status = "okay";
130 clock-frequency = <100000>;
131
23037bbd
SW
132 rt5640: rt5640 {
133 compatible = "realtek,rt5640";
134 reg = <0x1c>;
135 interrupt-parent = <&gpio>;
136 interrupts = <TEGRA_GPIO(X, 3) GPIO_ACTIVE_HIGH>;
137 realtek,ldo1-en-gpios =
138 <&gpio TEGRA_GPIO(X, 2) GPIO_ACTIVE_HIGH>;
139 };
140
d7df69fe
BW
141 tps62361 {
142 compatible = "ti,tps62361";
143 reg = <0x60>;
144
145 regulator-name = "tps62361-vout";
146 regulator-min-microvolt = <500000>;
147 regulator-max-microvolt = <1500000>;
148 regulator-boot-on;
149 regulator-always-on;
150 ti,vsel0-state-high;
151 ti,vsel1-state-high;
152 };
153
154 pmic: tps65911@2d {
155 compatible = "ti,tps65911";
156 reg = <0x2d>;
157
6cecf916 158 interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
d7df69fe
BW
159 #interrupt-cells = <2>;
160 interrupt-controller;
161
162 ti,system-power-controller;
163
164 #gpio-cells = <2>;
165 gpio-controller;
166
167 vcc1-supply = <&vdd_5v_in_reg>;
168 vcc2-supply = <&vdd_5v_in_reg>;
169 vcc3-supply = <&vio_reg>;
170 vcc4-supply = <&vdd_5v_in_reg>;
171 vcc5-supply = <&vdd_5v_in_reg>;
172 vcc6-supply = <&vdd2_reg>;
173 vcc7-supply = <&vdd_5v_in_reg>;
174 vccio-supply = <&vdd_5v_in_reg>;
175
176 regulators {
177 #address-cells = <1>;
178 #size-cells = <0>;
179
180 vdd1_reg: vdd1 {
181 regulator-name = "vddio_ddr_1v2";
182 regulator-min-microvolt = <1200000>;
183 regulator-max-microvolt = <1200000>;
184 regulator-always-on;
185 };
186
187 vdd2_reg: vdd2 {
188 regulator-name = "vdd_1v5_gen";
189 regulator-min-microvolt = <1500000>;
190 regulator-max-microvolt = <1500000>;
191 regulator-always-on;
192 };
193
194 vddctrl_reg: vddctrl {
195 regulator-name = "vdd_cpu,vdd_sys";
196 regulator-min-microvolt = <1000000>;
197 regulator-max-microvolt = <1000000>;
198 regulator-always-on;
199 };
200
201 vio_reg: vio {
202 regulator-name = "vdd_1v8_gen";
203 regulator-min-microvolt = <1800000>;
204 regulator-max-microvolt = <1800000>;
205 regulator-always-on;
206 };
207
208 ldo1_reg: ldo1 {
209 regulator-name = "vdd_pexa,vdd_pexb";
210 regulator-min-microvolt = <1050000>;
211 regulator-max-microvolt = <1050000>;
212 };
213
214 ldo2_reg: ldo2 {
215 regulator-name = "vdd_sata,avdd_plle";
216 regulator-min-microvolt = <1050000>;
217 regulator-max-microvolt = <1050000>;
218 };
219
220 /* LDO3 is not connected to anything */
221
222 ldo4_reg: ldo4 {
223 regulator-name = "vdd_rtc";
224 regulator-min-microvolt = <1200000>;
225 regulator-max-microvolt = <1200000>;
226 regulator-always-on;
227 };
228
229 ldo5_reg: ldo5 {
230 regulator-name = "vddio_sdmmc,avdd_vdac";
231 regulator-min-microvolt = <3300000>;
232 regulator-max-microvolt = <3300000>;
233 regulator-always-on;
234 };
235
236 ldo6_reg: ldo6 {
237 regulator-name = "avdd_dsi_csi,pwrdet_mipi";
238 regulator-min-microvolt = <1200000>;
239 regulator-max-microvolt = <1200000>;
240 };
241
242 ldo7_reg: ldo7 {
243 regulator-name = "vdd_pllm,x,u,a_p_c_s";
244 regulator-min-microvolt = <1200000>;
245 regulator-max-microvolt = <1200000>;
246 regulator-always-on;
247 };
248
249 ldo8_reg: ldo8 {
250 regulator-name = "vdd_ddr_hs";
251 regulator-min-microvolt = <1000000>;
252 regulator-max-microvolt = <1000000>;
253 regulator-always-on;
254 };
255 };
256 };
257 };
258
259 spi@7000da00 {
260 status = "okay";
261 spi-max-frequency = <25000000>;
262 spi-flash@1 {
263 compatible = "winbond,w25q32";
264 reg = <1>;
265 spi-max-frequency = <20000000>;
266 };
267 };
268
269 ahub {
270 i2s@70080400 {
271 status = "okay";
272 };
273 };
274
275 pmc {
276 status = "okay";
277 nvidia,invert-interrupt;
47d2d63b 278 nvidia,suspend-mode = <1>;
a44a019d
JL
279 nvidia,cpu-pwr-good-time = <2000>;
280 nvidia,cpu-pwr-off-time = <200>;
281 nvidia,core-pwr-good-time = <3845 3845>;
282 nvidia,core-pwr-off-time = <0>;
283 nvidia,core-power-req-active-high;
284 nvidia,sys-clock-req-active-high;
d7df69fe
BW
285 };
286
287 sdhci@78000000 {
288 status = "okay";
3325f1bc
SW
289 cd-gpios = <&gpio TEGRA_GPIO(I, 5) GPIO_ACTIVE_LOW>;
290 wp-gpios = <&gpio TEGRA_GPIO(T, 3) GPIO_ACTIVE_HIGH>;
291 power-gpios = <&gpio TEGRA_GPIO(D, 7) GPIO_ACTIVE_HIGH>;
d7df69fe
BW
292 bus-width = <4>;
293 };
294
295 sdhci@78000600 {
296 status = "okay";
297 bus-width = <8>;
7a2617a6 298 non-removable;
d7df69fe
BW
299 };
300
7021d122
JL
301 clocks {
302 compatible = "simple-bus";
303 #address-cells = <1>;
304 #size-cells = <0>;
305
306 clk32k_in: clock {
307 compatible = "fixed-clock";
308 reg=<0>;
309 #clock-cells = <0>;
310 clock-frequency = <32768>;
311 };
312 };
313
d7df69fe
BW
314 regulators {
315 compatible = "simple-bus";
316 #address-cells = <1>;
317 #size-cells = <0>;
318
319 vdd_5v_in_reg: regulator@0 {
320 compatible = "regulator-fixed";
321 reg = <0>;
322 regulator-name = "vdd_5v_in";
323 regulator-min-microvolt = <5000000>;
324 regulator-max-microvolt = <5000000>;
325 regulator-always-on;
326 };
327
328 chargepump_5v_reg: regulator@1 {
329 compatible = "regulator-fixed";
330 reg = <1>;
331 regulator-name = "chargepump_5v";
332 regulator-min-microvolt = <5000000>;
333 regulator-max-microvolt = <5000000>;
334 regulator-boot-on;
335 regulator-always-on;
336 enable-active-high;
3325f1bc 337 gpio = <&pmic 0 GPIO_ACTIVE_HIGH>;
d7df69fe
BW
338 };
339
340 ddr_reg: regulator@2 {
341 compatible = "regulator-fixed";
342 reg = <2>;
343 regulator-name = "vdd_ddr";
344 regulator-min-microvolt = <1500000>;
345 regulator-max-microvolt = <1500000>;
346 regulator-always-on;
347 regulator-boot-on;
348 enable-active-high;
3325f1bc 349 gpio = <&pmic 7 GPIO_ACTIVE_HIGH>;
d7df69fe
BW
350 vin-supply = <&vdd_5v_in_reg>;
351 };
352
353 vdd_5v_sata_reg: regulator@3 {
354 compatible = "regulator-fixed";
355 reg = <3>;
356 regulator-name = "vdd_5v_sata";
357 regulator-min-microvolt = <5000000>;
358 regulator-max-microvolt = <5000000>;
359 regulator-always-on;
360 regulator-boot-on;
361 enable-active-high;
3325f1bc 362 gpio = <&gpio TEGRA_GPIO(D, 6) GPIO_ACTIVE_HIGH>;
d7df69fe
BW
363 vin-supply = <&vdd_5v_in_reg>;
364 };
365
366 usb1_vbus_reg: regulator@4 {
367 compatible = "regulator-fixed";
368 reg = <4>;
369 regulator-name = "usb1_vbus";
370 regulator-min-microvolt = <5000000>;
371 regulator-max-microvolt = <5000000>;
372 enable-active-high;
3325f1bc 373 gpio = <&gpio TEGRA_GPIO(I, 4) GPIO_ACTIVE_HIGH>;
d7df69fe
BW
374 gpio-open-drain;
375 vin-supply = <&vdd_5v_in_reg>;
376 };
377
378 usb3_vbus_reg: regulator@5 {
379 compatible = "regulator-fixed";
380 reg = <5>;
381 regulator-name = "usb3_vbus";
382 regulator-min-microvolt = <5000000>;
383 regulator-max-microvolt = <5000000>;
384 enable-active-high;
3325f1bc 385 gpio = <&gpio TEGRA_GPIO(H, 7) GPIO_ACTIVE_HIGH>;
d7df69fe
BW
386 gpio-open-drain;
387 vin-supply = <&vdd_5v_in_reg>;
388 };
389
390 sys_3v3_reg: regulator@6 {
391 compatible = "regulator-fixed";
392 reg = <6>;
393 regulator-name = "sys_3v3,vdd_3v3_alw";
394 regulator-min-microvolt = <3300000>;
395 regulator-max-microvolt = <3300000>;
396 regulator-always-on;
397 regulator-boot-on;
398 enable-active-high;
3325f1bc 399 gpio = <&pmic 6 GPIO_ACTIVE_HIGH>;
d7df69fe
BW
400 vin-supply = <&vdd_5v_in_reg>;
401 };
402
403 sys_3v3_pexs_reg: regulator@7 {
404 compatible = "regulator-fixed";
405 reg = <7>;
406 regulator-name = "sys_3v3_pexs";
407 regulator-min-microvolt = <3300000>;
408 regulator-max-microvolt = <3300000>;
409 regulator-always-on;
410 regulator-boot-on;
411 enable-active-high;
3325f1bc 412 gpio = <&gpio TEGRA_GPIO(L, 7) GPIO_ACTIVE_HIGH>;
d7df69fe
BW
413 vin-supply = <&sys_3v3_reg>;
414 };
415 };
b4dd3e0c
EB
416
417 gpio-leds {
418 compatible = "gpio-leds";
419
420 gpled1 {
421 label = "LED1"; /* CR5A1 (blue) */
3325f1bc 422 gpios = <&gpio TEGRA_GPIO(L, 1) GPIO_ACTIVE_HIGH>;
b4dd3e0c
EB
423 };
424 gpled2 {
425 label = "LED2"; /* CR4A2 (green) */
3325f1bc 426 gpios = <&gpio TEGRA_GPIO(L, 0) GPIO_ACTIVE_HIGH>;
b4dd3e0c
EB
427 };
428 };
23037bbd
SW
429
430 sound {
431 compatible = "nvidia,tegra-audio-rt5640-beaver",
432 "nvidia,tegra-audio-rt5640";
433 nvidia,model = "NVIDIA Tegra Beaver";
434
435 nvidia,audio-routing =
436 "Headphones", "HPOR",
437 "Headphones", "HPOL";
438
439 nvidia,i2s-controller = <&tegra_i2s1>;
440 nvidia,audio-codec = <&rt5640>;
441
442 nvidia,hp-det-gpios = <&gpio TEGRA_GPIO(W, 2) GPIO_ACTIVE_HIGH>;
443
444 clocks = <&tegra_car TEGRA30_CLK_PLL_A>,
445 <&tegra_car TEGRA30_CLK_PLL_A_OUT0>,
446 <&tegra_car TEGRA30_CLK_EXTERN1>;
447 clock-names = "pll_a", "pll_a_out0", "mclk";
448 };
d7df69fe 449};
This page took 0.065375 seconds and 5 git commands to generate.