ARM: 8559/1: errata: Workaround erratum A12 821420
[deliverable/linux.git] / arch / arm / kernel / devtree.c
CommitLineData
9eb8f674
GL
1/*
2 * linux/arch/arm/kernel/devtree.c
3 *
4 * Copyright (C) 2009 Canonical Ltd. <jeremy.kerr@canonical.com>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10
11#include <linux/init.h>
ecea4ab6 12#include <linux/export.h>
9eb8f674
GL
13#include <linux/errno.h>
14#include <linux/types.h>
15#include <linux/bootmem.h>
16#include <linux/memblock.h>
17#include <linux/of.h>
18#include <linux/of_fdt.h>
19#include <linux/of_irq.h>
20#include <linux/of_platform.h>
6c3ff8b1 21#include <linux/smp.h>
9eb8f674 22
a0ae0240 23#include <asm/cputype.h>
9eb8f674
GL
24#include <asm/setup.h>
25#include <asm/page.h>
2374b063 26#include <asm/prom.h>
a0ae0240 27#include <asm/smp_plat.h>
93c02ab4
GL
28#include <asm/mach/arch.h>
29#include <asm/mach-types.h>
9eb8f674 30
9eb8f674 31
6c3ff8b1 32#ifdef CONFIG_SMP
9a721c41
RH
33extern struct of_cpu_method __cpu_method_of_table[];
34
35static const struct of_cpu_method __cpu_method_of_table_sentinel
36 __used __section(__cpu_method_of_table_end);
37
6c3ff8b1
SB
38
39static int __init set_smp_ops_by_method(struct device_node *node)
40{
41 const char *method;
9a721c41 42 struct of_cpu_method *m = __cpu_method_of_table;
6c3ff8b1
SB
43
44 if (of_property_read_string(node, "enable-method", &method))
45 return 0;
46
9a721c41 47 for (; m->method; m++)
6c3ff8b1
SB
48 if (!strcmp(m->method, method)) {
49 smp_set_ops(m->ops);
50 return 1;
51 }
52
53 return 0;
54}
55#else
56static inline int set_smp_ops_by_method(struct device_node *node)
57{
58 return 1;
59}
60#endif
61
62
a0ae0240
LP
63/*
64 * arm_dt_init_cpu_maps - Function retrieves cpu nodes from the device tree
65 * and builds the cpu logical map array containing MPIDR values related to
66 * logical cpus
67 *
68 * Updates the cpu possible mask with the number of parsed cpu nodes
69 */
70void __init arm_dt_init_cpu_maps(void)
71{
72 /*
73 * Temp logical map is initialized with UINT_MAX values that are
74 * considered invalid logical map entries since the logical map must
75 * contain a list of MPIDR[23:0] values where MPIDR[31:24] must
76 * read as 0.
77 */
78 struct device_node *cpu, *cpus;
6c3ff8b1 79 int found_method = 0;
a0ae0240
LP
80 u32 i, j, cpuidx = 1;
81 u32 mpidr = is_smp() ? read_cpuid_mpidr() & MPIDR_HWID_BITMASK : 0;
82
18d7f152 83 u32 tmp_map[NR_CPUS] = { [0 ... NR_CPUS-1] = MPIDR_INVALID };
a0ae0240
LP
84 bool bootcpu_valid = false;
85 cpus = of_find_node_by_path("/cpus");
86
87 if (!cpus)
88 return;
89
90 for_each_child_of_node(cpus, cpu) {
91 u32 hwid;
92
1ba9bf0a
LP
93 if (of_node_cmp(cpu->type, "cpu"))
94 continue;
95
a0ae0240
LP
96 pr_debug(" * %s...\n", cpu->full_name);
97 /*
98 * A device tree containing CPU nodes with missing "reg"
99 * properties is considered invalid to build the
100 * cpu_logical_map.
101 */
102 if (of_property_read_u32(cpu, "reg", &hwid)) {
103 pr_debug(" * %s missing reg property\n",
104 cpu->full_name);
a4283e41 105 of_node_put(cpu);
a0ae0240
LP
106 return;
107 }
108
109 /*
110 * 8 MSBs must be set to 0 in the DT since the reg property
111 * defines the MPIDR[23:0].
112 */
a4283e41
JL
113 if (hwid & ~MPIDR_HWID_BITMASK) {
114 of_node_put(cpu);
a0ae0240 115 return;
a4283e41 116 }
a0ae0240
LP
117
118 /*
119 * Duplicate MPIDRs are a recipe for disaster.
120 * Scan all initialized entries and check for
121 * duplicates. If any is found just bail out.
122 * temp values were initialized to UINT_MAX
123 * to avoid matching valid MPIDR[23:0] values.
124 */
125 for (j = 0; j < cpuidx; j++)
a4283e41
JL
126 if (WARN(tmp_map[j] == hwid,
127 "Duplicate /cpu reg properties in the DT\n")) {
128 of_node_put(cpu);
a0ae0240 129 return;
a4283e41 130 }
a0ae0240
LP
131
132 /*
133 * Build a stashed array of MPIDR values. Numbering scheme
134 * requires that if detected the boot CPU must be assigned
135 * logical id 0. Other CPUs get sequential indexes starting
136 * from 1. If a CPU node with a reg property matching the
137 * boot CPU MPIDR is detected, this is recorded so that the
138 * logical map built from DT is validated and can be used
139 * to override the map created in smp_setup_processor_id().
140 */
141 if (hwid == mpidr) {
142 i = 0;
143 bootcpu_valid = true;
144 } else {
145 i = cpuidx++;
146 }
147
ce7b1756
LP
148 if (WARN(cpuidx > nr_cpu_ids, "DT /cpu %u nodes greater than "
149 "max cores %u, capping them\n",
150 cpuidx, nr_cpu_ids)) {
151 cpuidx = nr_cpu_ids;
a4283e41 152 of_node_put(cpu);
a0ae0240 153 break;
ce7b1756
LP
154 }
155
156 tmp_map[i] = hwid;
6c3ff8b1
SB
157
158 if (!found_method)
159 found_method = set_smp_ops_by_method(cpu);
a0ae0240
LP
160 }
161
6c3ff8b1
SB
162 /*
163 * Fallback to an enable-method in the cpus node if nothing found in
164 * a cpu node.
165 */
166 if (!found_method)
167 set_smp_ops_by_method(cpus);
168
8d5bc1a6
OJ
169 if (!bootcpu_valid) {
170 pr_warn("DT missing boot CPU MPIDR[23:0], fall back to default cpu_logical_map\n");
a0ae0240 171 return;
8d5bc1a6 172 }
a0ae0240
LP
173
174 /*
175 * Since the boot CPU node contains proper data, and all nodes have
176 * a reg property, the DT CPU list can be considered valid and the
177 * logical map created in smp_setup_processor_id() can be overridden
178 */
179 for (i = 0; i < cpuidx; i++) {
180 set_cpu_possible(i, true);
181 cpu_logical_map(i) = tmp_map[i];
182 pr_debug("cpu logical map 0x%x\n", cpu_logical_map(i));
183 }
184}
185
973e02c1
SK
186bool arch_match_cpu_phys_id(int cpu, u64 phys_id)
187{
e44ef891 188 return phys_id == cpu_logical_map(cpu);
973e02c1
SK
189}
190
6d67a9f6
RH
191static const void * __init arch_get_next_mach(const char *const **match)
192{
193 static const struct machine_desc *mdesc = __arch_info_begin;
194 const struct machine_desc *m = mdesc;
195
196 if (m >= __arch_info_end)
197 return NULL;
198
199 mdesc++;
200 *match = m->dt_compat;
201 return m;
202}
203
93c02ab4
GL
204/**
205 * setup_machine_fdt - Machine setup when an dtb was passed to the kernel
206 * @dt_phys: physical address of dt blob
207 *
208 * If a dtb was passed to the kernel in r2, then use it to choose the
209 * correct machine_desc and to setup the system.
210 */
ff69a4c8 211const struct machine_desc * __init setup_machine_fdt(unsigned int dt_phys)
93c02ab4 212{
ff69a4c8 213 const struct machine_desc *mdesc, *mdesc_best = NULL;
93c02ab4 214
70722803 215#if defined(CONFIG_ARCH_MULTIPLATFORM) || defined(CONFIG_ARM_SINGLE_ARMV7M)
883a106b 216 DT_MACHINE_START(GENERIC_DT, "Generic DT based system")
cb6f8344
LW
217 .l2c_aux_val = 0x0,
218 .l2c_aux_mask = ~0x0,
883a106b
AB
219 MACHINE_END
220
ff69a4c8 221 mdesc_best = &__mach_desc_GENERIC_DT;
883a106b
AB
222#endif
223
5a12a597 224 if (!dt_phys || !early_init_dt_verify(phys_to_virt(dt_phys)))
f506cd48
NP
225 return NULL;
226
6d67a9f6 227 mdesc = of_flat_dt_match_machine(mdesc_best, arch_get_next_mach);
93c02ab4 228
6d67a9f6 229 if (!mdesc) {
93c02ab4 230 const char *prop;
9d0c4dfe 231 int size;
6d67a9f6 232 unsigned long dt_root;
93c02ab4
GL
233
234 early_print("\nError: unrecognized/unsupported "
235 "device tree compatible list:\n[ ");
236
6d67a9f6 237 dt_root = of_get_flat_dt_root();
93c02ab4
GL
238 prop = of_get_flat_dt_prop(dt_root, "compatible", &size);
239 while (size > 0) {
240 early_print("'%s' ", prop);
241 size -= strlen(prop) + 1;
242 prop += strlen(prop) + 1;
243 }
244 early_print("]\n\n");
245
246 dump_machine_table(); /* does not return */
247 }
248
5a12a597
LA
249 /* We really don't want to do this, but sometimes firmware provides buggy data */
250 if (mdesc->dt_fixup)
251 mdesc->dt_fixup();
252
253 early_init_dt_scan_nodes();
254
93c02ab4 255 /* Change machine number to match the mdesc we're using */
6d67a9f6 256 __machine_arch_type = mdesc->nr;
93c02ab4 257
6d67a9f6 258 return mdesc;
93c02ab4 259}
This page took 0.234174 seconds and 5 git commands to generate.