Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/arch/arm/kernel/entry-armv.S | |
3 | * | |
4 | * Copyright (C) 1996,1997,1998 Russell King. | |
5 | * ARM700 fix by Matthew Godbolt (linux-user@willothewisp.demon.co.uk) | |
afeb90ca | 6 | * nommu support by Hyok S. Choi (hyok.choi@samsung.com) |
1da177e4 LT |
7 | * |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * Low-level vector interface routines | |
13 | * | |
70b6f2b4 NP |
14 | * Note: there is a StrongARM bug in the STMIA rn, {regs}^ instruction |
15 | * that causes it to save wrong values... Be aware! | |
1da177e4 | 16 | */ |
1da177e4 | 17 | |
6f6f6a70 | 18 | #include <asm/assembler.h> |
f09b9979 | 19 | #include <asm/memory.h> |
753790e7 RK |
20 | #include <asm/glue-df.h> |
21 | #include <asm/glue-pf.h> | |
1da177e4 | 22 | #include <asm/vfpmacros.h> |
243c8654 | 23 | #ifndef CONFIG_MULTI_IRQ_HANDLER |
a09e64fb | 24 | #include <mach/entry-macro.S> |
243c8654 | 25 | #endif |
d6551e88 | 26 | #include <asm/thread_notify.h> |
c4c5716e | 27 | #include <asm/unwind.h> |
cc20d429 | 28 | #include <asm/unistd.h> |
f159f4ed | 29 | #include <asm/tls.h> |
9f97da78 | 30 | #include <asm/system_info.h> |
1da177e4 LT |
31 | |
32 | #include "entry-header.S" | |
cd544ce7 | 33 | #include <asm/entry-macro-multi.S> |
1da177e4 | 34 | |
187a51ad | 35 | /* |
d9600c99 | 36 | * Interrupt handling. |
187a51ad RK |
37 | */ |
38 | .macro irq_handler | |
52108641 | 39 | #ifdef CONFIG_MULTI_IRQ_HANDLER |
d9600c99 | 40 | ldr r1, =handle_arch_irq |
52108641 | 41 | mov r0, sp |
52108641 | 42 | adr lr, BSYM(9997f) |
abeb24ae MZ |
43 | ldr pc, [r1] |
44 | #else | |
cd544ce7 | 45 | arch_irq_handler_default |
abeb24ae | 46 | #endif |
f00ec48f | 47 | 9997: |
187a51ad RK |
48 | .endm |
49 | ||
ac8b9c1c | 50 | .macro pabt_helper |
8dfe7ac9 | 51 | @ PABORT handler takes pt_regs in r2, fault address in r4 and psr in r5 |
ac8b9c1c | 52 | #ifdef MULTI_PABORT |
0402bece | 53 | ldr ip, .LCprocfns |
ac8b9c1c | 54 | mov lr, pc |
0402bece | 55 | ldr pc, [ip, #PROCESSOR_PABT_FUNC] |
ac8b9c1c RK |
56 | #else |
57 | bl CPU_PABORT_HANDLER | |
58 | #endif | |
59 | .endm | |
60 | ||
61 | .macro dabt_helper | |
62 | ||
63 | @ | |
64 | @ Call the processor-specific abort handler: | |
65 | @ | |
da740472 | 66 | @ r2 - pt_regs |
3e287bec RK |
67 | @ r4 - aborted context pc |
68 | @ r5 - aborted context psr | |
ac8b9c1c RK |
69 | @ |
70 | @ The abort handler must return the aborted address in r0, and | |
71 | @ the fault status register in r1. r9 must be preserved. | |
72 | @ | |
73 | #ifdef MULTI_DABORT | |
0402bece | 74 | ldr ip, .LCprocfns |
ac8b9c1c | 75 | mov lr, pc |
0402bece | 76 | ldr pc, [ip, #PROCESSOR_DABT_FUNC] |
ac8b9c1c RK |
77 | #else |
78 | bl CPU_DABORT_HANDLER | |
79 | #endif | |
80 | .endm | |
81 | ||
785d3cd2 NP |
82 | #ifdef CONFIG_KPROBES |
83 | .section .kprobes.text,"ax",%progbits | |
84 | #else | |
85 | .text | |
86 | #endif | |
87 | ||
1da177e4 LT |
88 | /* |
89 | * Invalid mode handlers | |
90 | */ | |
ccea7a19 RK |
91 | .macro inv_entry, reason |
92 | sub sp, sp, #S_FRAME_SIZE | |
b86040a5 CM |
93 | ARM( stmib sp, {r1 - lr} ) |
94 | THUMB( stmia sp, {r0 - r12} ) | |
95 | THUMB( str sp, [sp, #S_SP] ) | |
96 | THUMB( str lr, [sp, #S_LR] ) | |
1da177e4 LT |
97 | mov r1, #\reason |
98 | .endm | |
99 | ||
100 | __pabt_invalid: | |
ccea7a19 RK |
101 | inv_entry BAD_PREFETCH |
102 | b common_invalid | |
93ed3970 | 103 | ENDPROC(__pabt_invalid) |
1da177e4 LT |
104 | |
105 | __dabt_invalid: | |
ccea7a19 RK |
106 | inv_entry BAD_DATA |
107 | b common_invalid | |
93ed3970 | 108 | ENDPROC(__dabt_invalid) |
1da177e4 LT |
109 | |
110 | __irq_invalid: | |
ccea7a19 RK |
111 | inv_entry BAD_IRQ |
112 | b common_invalid | |
93ed3970 | 113 | ENDPROC(__irq_invalid) |
1da177e4 LT |
114 | |
115 | __und_invalid: | |
ccea7a19 RK |
116 | inv_entry BAD_UNDEFINSTR |
117 | ||
118 | @ | |
119 | @ XXX fall through to common_invalid | |
120 | @ | |
121 | ||
122 | @ | |
123 | @ common_invalid - generic code for failed exception (re-entrant version of handlers) | |
124 | @ | |
125 | common_invalid: | |
126 | zero_fp | |
127 | ||
128 | ldmia r0, {r4 - r6} | |
129 | add r0, sp, #S_PC @ here for interlock avoidance | |
130 | mov r7, #-1 @ "" "" "" "" | |
131 | str r4, [sp] @ save preserved r0 | |
132 | stmia r0, {r5 - r7} @ lr_<exception>, | |
133 | @ cpsr_<exception>, "old_r0" | |
1da177e4 | 134 | |
1da177e4 | 135 | mov r0, sp |
1da177e4 | 136 | b bad_mode |
93ed3970 | 137 | ENDPROC(__und_invalid) |
1da177e4 LT |
138 | |
139 | /* | |
140 | * SVC mode handlers | |
141 | */ | |
2dede2d8 NP |
142 | |
143 | #if defined(CONFIG_AEABI) && (__LINUX_ARM_ARCH__ >= 5) | |
144 | #define SPFIX(code...) code | |
145 | #else | |
146 | #define SPFIX(code...) | |
147 | #endif | |
148 | ||
d30a0c8b | 149 | .macro svc_entry, stack_hole=0 |
c4c5716e CM |
150 | UNWIND(.fnstart ) |
151 | UNWIND(.save {r0 - pc} ) | |
b86040a5 CM |
152 | sub sp, sp, #(S_FRAME_SIZE + \stack_hole - 4) |
153 | #ifdef CONFIG_THUMB2_KERNEL | |
154 | SPFIX( str r0, [sp] ) @ temporarily saved | |
155 | SPFIX( mov r0, sp ) | |
156 | SPFIX( tst r0, #4 ) @ test original stack alignment | |
157 | SPFIX( ldr r0, [sp] ) @ restored | |
158 | #else | |
2dede2d8 | 159 | SPFIX( tst sp, #4 ) |
b86040a5 CM |
160 | #endif |
161 | SPFIX( subeq sp, sp, #4 ) | |
162 | stmia sp, {r1 - r12} | |
ccea7a19 | 163 | |
b059bdc3 RK |
164 | ldmia r0, {r3 - r5} |
165 | add r7, sp, #S_SP - 4 @ here for interlock avoidance | |
166 | mov r6, #-1 @ "" "" "" "" | |
167 | add r2, sp, #(S_FRAME_SIZE + \stack_hole - 4) | |
168 | SPFIX( addeq r2, r2, #4 ) | |
169 | str r3, [sp, #-4]! @ save the "real" r0 copied | |
ccea7a19 RK |
170 | @ from the exception stack |
171 | ||
b059bdc3 | 172 | mov r3, lr |
1da177e4 LT |
173 | |
174 | @ | |
175 | @ We are now ready to fill in the remaining blanks on the stack: | |
176 | @ | |
b059bdc3 RK |
177 | @ r2 - sp_svc |
178 | @ r3 - lr_svc | |
179 | @ r4 - lr_<exception>, already fixed up for correct return/restart | |
180 | @ r5 - spsr_<exception> | |
181 | @ r6 - orig_r0 (see pt_regs definition in ptrace.h) | |
1da177e4 | 182 | @ |
b059bdc3 | 183 | stmia r7, {r2 - r6} |
1da177e4 | 184 | |
02fe2845 RK |
185 | #ifdef CONFIG_TRACE_IRQFLAGS |
186 | bl trace_hardirqs_off | |
187 | #endif | |
f2741b78 | 188 | .endm |
1da177e4 | 189 | |
f2741b78 RK |
190 | .align 5 |
191 | __dabt_svc: | |
192 | svc_entry | |
1da177e4 | 193 | mov r2, sp |
da740472 | 194 | dabt_helper |
1da177e4 LT |
195 | |
196 | @ | |
197 | @ IRQs off again before pulling preserved data off the stack | |
198 | @ | |
ac78884e | 199 | disable_irq_notrace |
1da177e4 | 200 | |
02fe2845 RK |
201 | #ifdef CONFIG_TRACE_IRQFLAGS |
202 | tst r5, #PSR_I_BIT | |
203 | bleq trace_hardirqs_on | |
204 | tst r5, #PSR_I_BIT | |
205 | blne trace_hardirqs_off | |
206 | #endif | |
b059bdc3 | 207 | svc_exit r5 @ return from exception |
c4c5716e | 208 | UNWIND(.fnend ) |
93ed3970 | 209 | ENDPROC(__dabt_svc) |
1da177e4 LT |
210 | |
211 | .align 5 | |
212 | __irq_svc: | |
ccea7a19 | 213 | svc_entry |
187a51ad | 214 | irq_handler |
1613cc11 | 215 | |
1da177e4 | 216 | #ifdef CONFIG_PREEMPT |
1613cc11 RK |
217 | get_thread_info tsk |
218 | ldr r8, [tsk, #TI_PREEMPT] @ get preempt count | |
706fdd9f | 219 | ldr r0, [tsk, #TI_FLAGS] @ get flags |
28fab1a2 RK |
220 | teq r8, #0 @ if preempt count != 0 |
221 | movne r0, #0 @ force flags to 0 | |
1da177e4 LT |
222 | tst r0, #_TIF_NEED_RESCHED |
223 | blne svc_preempt | |
1da177e4 | 224 | #endif |
30891c90 | 225 | |
7ad1bcb2 | 226 | #ifdef CONFIG_TRACE_IRQFLAGS |
fbab1c80 RK |
227 | @ The parent context IRQs must have been enabled to get here in |
228 | @ the first place, so there's no point checking the PSR I bit. | |
229 | bl trace_hardirqs_on | |
7ad1bcb2 | 230 | #endif |
b059bdc3 | 231 | svc_exit r5 @ return from exception |
c4c5716e | 232 | UNWIND(.fnend ) |
93ed3970 | 233 | ENDPROC(__irq_svc) |
1da177e4 LT |
234 | |
235 | .ltorg | |
236 | ||
237 | #ifdef CONFIG_PREEMPT | |
238 | svc_preempt: | |
28fab1a2 | 239 | mov r8, lr |
1da177e4 | 240 | 1: bl preempt_schedule_irq @ irq en/disable is done inside |
706fdd9f | 241 | ldr r0, [tsk, #TI_FLAGS] @ get new tasks TI_FLAGS |
1da177e4 | 242 | tst r0, #_TIF_NEED_RESCHED |
28fab1a2 | 243 | moveq pc, r8 @ go again |
1da177e4 LT |
244 | b 1b |
245 | #endif | |
246 | ||
247 | .align 5 | |
248 | __und_svc: | |
d30a0c8b NP |
249 | #ifdef CONFIG_KPROBES |
250 | @ If a kprobe is about to simulate a "stmdb sp..." instruction, | |
251 | @ it obviously needs free stack space which then will belong to | |
252 | @ the saved context. | |
253 | svc_entry 64 | |
254 | #else | |
ccea7a19 | 255 | svc_entry |
d30a0c8b | 256 | #endif |
1da177e4 LT |
257 | @ |
258 | @ call emulation code, which returns using r9 if it has emulated | |
259 | @ the instruction, or the more conventional lr if we are to treat | |
260 | @ this as a real undefined instruction | |
261 | @ | |
262 | @ r0 - instruction | |
263 | @ | |
83e686ea | 264 | #ifndef CONFIG_THUMB2_KERNEL |
b059bdc3 | 265 | ldr r0, [r4, #-4] |
83e686ea | 266 | #else |
b059bdc3 | 267 | ldrh r0, [r4, #-2] @ Thumb instruction at LR - 2 |
85519189 | 268 | cmp r0, #0xe800 @ 32-bit instruction if xx >= 0 |
b059bdc3 | 269 | ldrhhs r9, [r4] @ bottom 16 bits |
83e686ea CM |
270 | orrhs r0, r9, r0, lsl #16 |
271 | #endif | |
b86040a5 | 272 | adr r9, BSYM(1f) |
b059bdc3 | 273 | mov r2, r4 |
1da177e4 LT |
274 | bl call_fpe |
275 | ||
276 | mov r0, sp @ struct pt_regs *regs | |
277 | bl do_undefinstr | |
278 | ||
279 | @ | |
280 | @ IRQs off again before pulling preserved data off the stack | |
281 | @ | |
ac78884e | 282 | 1: disable_irq_notrace |
1da177e4 LT |
283 | |
284 | @ | |
285 | @ restore SPSR and restart the instruction | |
286 | @ | |
b059bdc3 | 287 | ldr r5, [sp, #S_PSR] @ Get SVC cpsr |
df295df6 RK |
288 | #ifdef CONFIG_TRACE_IRQFLAGS |
289 | tst r5, #PSR_I_BIT | |
290 | bleq trace_hardirqs_on | |
291 | tst r5, #PSR_I_BIT | |
292 | blne trace_hardirqs_off | |
293 | #endif | |
b059bdc3 | 294 | svc_exit r5 @ return from exception |
c4c5716e | 295 | UNWIND(.fnend ) |
93ed3970 | 296 | ENDPROC(__und_svc) |
1da177e4 LT |
297 | |
298 | .align 5 | |
299 | __pabt_svc: | |
ccea7a19 | 300 | svc_entry |
4fb28474 | 301 | mov r2, sp @ regs |
8dfe7ac9 | 302 | pabt_helper |
1da177e4 LT |
303 | |
304 | @ | |
305 | @ IRQs off again before pulling preserved data off the stack | |
306 | @ | |
ac78884e | 307 | disable_irq_notrace |
1da177e4 | 308 | |
02fe2845 RK |
309 | #ifdef CONFIG_TRACE_IRQFLAGS |
310 | tst r5, #PSR_I_BIT | |
311 | bleq trace_hardirqs_on | |
312 | tst r5, #PSR_I_BIT | |
313 | blne trace_hardirqs_off | |
314 | #endif | |
b059bdc3 | 315 | svc_exit r5 @ return from exception |
c4c5716e | 316 | UNWIND(.fnend ) |
93ed3970 | 317 | ENDPROC(__pabt_svc) |
1da177e4 LT |
318 | |
319 | .align 5 | |
49f680ea RK |
320 | .LCcralign: |
321 | .word cr_alignment | |
48d7927b | 322 | #ifdef MULTI_DABORT |
1da177e4 LT |
323 | .LCprocfns: |
324 | .word processor | |
325 | #endif | |
326 | .LCfp: | |
327 | .word fp_enter | |
1da177e4 LT |
328 | |
329 | /* | |
330 | * User mode handlers | |
2dede2d8 NP |
331 | * |
332 | * EABI note: sp_svc is always 64-bit aligned here, so should S_FRAME_SIZE | |
1da177e4 | 333 | */ |
2dede2d8 NP |
334 | |
335 | #if defined(CONFIG_AEABI) && (__LINUX_ARM_ARCH__ >= 5) && (S_FRAME_SIZE & 7) | |
336 | #error "sizeof(struct pt_regs) must be a multiple of 8" | |
337 | #endif | |
338 | ||
ccea7a19 | 339 | .macro usr_entry |
c4c5716e CM |
340 | UNWIND(.fnstart ) |
341 | UNWIND(.cantunwind ) @ don't unwind the user space | |
ccea7a19 | 342 | sub sp, sp, #S_FRAME_SIZE |
b86040a5 CM |
343 | ARM( stmib sp, {r1 - r12} ) |
344 | THUMB( stmia sp, {r0 - r12} ) | |
ccea7a19 | 345 | |
b059bdc3 | 346 | ldmia r0, {r3 - r5} |
ccea7a19 | 347 | add r0, sp, #S_PC @ here for interlock avoidance |
b059bdc3 | 348 | mov r6, #-1 @ "" "" "" "" |
ccea7a19 | 349 | |
b059bdc3 | 350 | str r3, [sp] @ save the "real" r0 copied |
ccea7a19 | 351 | @ from the exception stack |
1da177e4 LT |
352 | |
353 | @ | |
354 | @ We are now ready to fill in the remaining blanks on the stack: | |
355 | @ | |
b059bdc3 RK |
356 | @ r4 - lr_<exception>, already fixed up for correct return/restart |
357 | @ r5 - spsr_<exception> | |
358 | @ r6 - orig_r0 (see pt_regs definition in ptrace.h) | |
1da177e4 LT |
359 | @ |
360 | @ Also, separately save sp_usr and lr_usr | |
361 | @ | |
b059bdc3 | 362 | stmia r0, {r4 - r6} |
b86040a5 CM |
363 | ARM( stmdb r0, {sp, lr}^ ) |
364 | THUMB( store_user_sp_lr r0, r1, S_SP - S_PC ) | |
1da177e4 LT |
365 | |
366 | @ | |
367 | @ Enable the alignment trap while in kernel mode | |
368 | @ | |
49f680ea | 369 | alignment_trap r0 |
1da177e4 LT |
370 | |
371 | @ | |
372 | @ Clear FP to mark the first stack frame | |
373 | @ | |
374 | zero_fp | |
f2741b78 RK |
375 | |
376 | #ifdef CONFIG_IRQSOFF_TRACER | |
377 | bl trace_hardirqs_off | |
378 | #endif | |
1da177e4 LT |
379 | .endm |
380 | ||
b49c0f24 | 381 | .macro kuser_cmpxchg_check |
40fb79c8 | 382 | #if !defined(CONFIG_CPU_32v6K) && !defined(CONFIG_NEEDS_SYSCALL_FOR_CMPXCHG) |
b49c0f24 NP |
383 | #ifndef CONFIG_MMU |
384 | #warning "NPTL on non MMU needs fixing" | |
385 | #else | |
386 | @ Make sure our user space atomic helper is restarted | |
387 | @ if it was interrupted in a critical region. Here we | |
388 | @ perform a quick test inline since it should be false | |
389 | @ 99.9999% of the time. The rest is done out of line. | |
b059bdc3 | 390 | cmp r4, #TASK_SIZE |
40fb79c8 | 391 | blhs kuser_cmpxchg64_fixup |
b49c0f24 NP |
392 | #endif |
393 | #endif | |
394 | .endm | |
395 | ||
1da177e4 LT |
396 | .align 5 |
397 | __dabt_usr: | |
ccea7a19 | 398 | usr_entry |
b49c0f24 | 399 | kuser_cmpxchg_check |
1da177e4 | 400 | mov r2, sp |
da740472 RK |
401 | dabt_helper |
402 | b ret_from_exception | |
c4c5716e | 403 | UNWIND(.fnend ) |
93ed3970 | 404 | ENDPROC(__dabt_usr) |
1da177e4 LT |
405 | |
406 | .align 5 | |
407 | __irq_usr: | |
ccea7a19 | 408 | usr_entry |
bc089602 | 409 | kuser_cmpxchg_check |
187a51ad | 410 | irq_handler |
1613cc11 | 411 | get_thread_info tsk |
1da177e4 | 412 | mov why, #0 |
9fc2552a | 413 | b ret_to_user_from_irq |
c4c5716e | 414 | UNWIND(.fnend ) |
93ed3970 | 415 | ENDPROC(__irq_usr) |
1da177e4 LT |
416 | |
417 | .ltorg | |
418 | ||
419 | .align 5 | |
420 | __und_usr: | |
ccea7a19 | 421 | usr_entry |
bc089602 | 422 | |
b059bdc3 RK |
423 | mov r2, r4 |
424 | mov r3, r5 | |
1da177e4 | 425 | |
1da177e4 LT |
426 | @ |
427 | @ fall through to the emulation code, which returns using r9 if | |
428 | @ it has emulated the instruction, or the more conventional lr | |
429 | @ if we are to treat this as a real undefined instruction | |
430 | @ | |
431 | @ r0 - instruction | |
432 | @ | |
b86040a5 CM |
433 | adr r9, BSYM(ret_from_exception) |
434 | adr lr, BSYM(__und_usr_unknown) | |
cb170a45 | 435 | tst r3, #PSR_T_BIT @ Thumb mode? |
b86040a5 | 436 | itet eq @ explicit IT needed for the 1f label |
cb170a45 PB |
437 | subeq r4, r2, #4 @ ARM instr at LR - 4 |
438 | subne r4, r2, #2 @ Thumb instr at LR - 2 | |
439 | 1: ldreqt r0, [r4] | |
26584853 CM |
440 | #ifdef CONFIG_CPU_ENDIAN_BE8 |
441 | reveq r0, r0 @ little endian instruction | |
442 | #endif | |
cb170a45 PB |
443 | beq call_fpe |
444 | @ Thumb instruction | |
ef4c5368 DM |
445 | #if CONFIG_ARM_THUMB && __LINUX_ARM_ARCH__ >= 6 && CONFIG_CPU_V7 |
446 | /* | |
447 | * Thumb-2 instruction handling. Note that because pre-v6 and >= v6 platforms | |
448 | * can never be supported in a single kernel, this code is not applicable at | |
449 | * all when __LINUX_ARM_ARCH__ < 6. This allows simplifying assumptions to be | |
450 | * made about .arch directives. | |
451 | */ | |
452 | #if __LINUX_ARM_ARCH__ < 7 | |
453 | /* If the target CPU may not be Thumb-2-capable, a run-time check is needed: */ | |
454 | #define NEED_CPU_ARCHITECTURE | |
455 | ldr r5, .LCcpu_architecture | |
456 | ldr r5, [r5] | |
457 | cmp r5, #CPU_ARCH_ARMv7 | |
458 | blo __und_usr_unknown | |
459 | /* | |
460 | * The following code won't get run unless the running CPU really is v7, so | |
461 | * coding round the lack of ldrht on older arches is pointless. Temporarily | |
462 | * override the assembler target arch with the minimum required instead: | |
463 | */ | |
464 | .arch armv6t2 | |
465 | #endif | |
b86040a5 CM |
466 | 2: |
467 | ARM( ldrht r5, [r4], #2 ) | |
468 | THUMB( ldrht r5, [r4] ) | |
469 | THUMB( add r4, r4, #2 ) | |
85519189 | 470 | cmp r5, #0xe800 @ 32bit instruction if xx != 0 |
cb170a45 PB |
471 | blo __und_usr_unknown |
472 | 3: ldrht r0, [r4] | |
473 | add r2, r2, #2 @ r2 is PC + 2, make it PC + 4 | |
474 | orr r0, r0, r5, lsl #16 | |
ef4c5368 DM |
475 | |
476 | #if __LINUX_ARM_ARCH__ < 7 | |
477 | /* If the target arch was overridden, change it back: */ | |
478 | #ifdef CONFIG_CPU_32v6K | |
479 | .arch armv6k | |
cb170a45 | 480 | #else |
ef4c5368 DM |
481 | .arch armv6 |
482 | #endif | |
483 | #endif /* __LINUX_ARM_ARCH__ < 7 */ | |
484 | #else /* !(CONFIG_ARM_THUMB && __LINUX_ARM_ARCH__ >= 6 && CONFIG_CPU_V7) */ | |
cb170a45 PB |
485 | b __und_usr_unknown |
486 | #endif | |
c4c5716e | 487 | UNWIND(.fnend ) |
93ed3970 | 488 | ENDPROC(__und_usr) |
cb170a45 | 489 | |
1da177e4 LT |
490 | @ |
491 | @ fallthrough to call_fpe | |
492 | @ | |
493 | ||
494 | /* | |
495 | * The out of line fixup for the ldrt above. | |
496 | */ | |
4260415f | 497 | .pushsection .fixup, "ax" |
cb170a45 | 498 | 4: mov pc, r9 |
4260415f RK |
499 | .popsection |
500 | .pushsection __ex_table,"a" | |
cb170a45 | 501 | .long 1b, 4b |
c89cefed | 502 | #if CONFIG_ARM_THUMB && __LINUX_ARM_ARCH__ >= 6 && CONFIG_CPU_V7 |
cb170a45 PB |
503 | .long 2b, 4b |
504 | .long 3b, 4b | |
505 | #endif | |
4260415f | 506 | .popsection |
1da177e4 LT |
507 | |
508 | /* | |
509 | * Check whether the instruction is a co-processor instruction. | |
510 | * If yes, we need to call the relevant co-processor handler. | |
511 | * | |
512 | * Note that we don't do a full check here for the co-processor | |
513 | * instructions; all instructions with bit 27 set are well | |
514 | * defined. The only instructions that should fault are the | |
515 | * co-processor instructions. However, we have to watch out | |
516 | * for the ARM6/ARM7 SWI bug. | |
517 | * | |
b5872db4 CM |
518 | * NEON is a special case that has to be handled here. Not all |
519 | * NEON instructions are co-processor instructions, so we have | |
520 | * to make a special case of checking for them. Plus, there's | |
521 | * five groups of them, so we have a table of mask/opcode pairs | |
522 | * to check against, and if any match then we branch off into the | |
523 | * NEON handler code. | |
524 | * | |
1da177e4 LT |
525 | * Emulators may wish to make use of the following registers: |
526 | * r0 = instruction opcode. | |
527 | * r2 = PC+4 | |
db6ccbb6 | 528 | * r9 = normal "successful" return address |
1da177e4 | 529 | * r10 = this threads thread_info structure. |
db6ccbb6 | 530 | * lr = unrecognised instruction return address |
1da177e4 | 531 | */ |
cb170a45 PB |
532 | @ |
533 | @ Fall-through from Thumb-2 __und_usr | |
534 | @ | |
535 | #ifdef CONFIG_NEON | |
536 | adr r6, .LCneon_thumb_opcodes | |
537 | b 2f | |
538 | #endif | |
1da177e4 | 539 | call_fpe: |
b5872db4 | 540 | #ifdef CONFIG_NEON |
cb170a45 | 541 | adr r6, .LCneon_arm_opcodes |
b5872db4 CM |
542 | 2: |
543 | ldr r7, [r6], #4 @ mask value | |
544 | cmp r7, #0 @ end mask? | |
545 | beq 1f | |
546 | and r8, r0, r7 | |
547 | ldr r7, [r6], #4 @ opcode bits matching in mask | |
548 | cmp r8, r7 @ NEON instruction? | |
549 | bne 2b | |
550 | get_thread_info r10 | |
551 | mov r7, #1 | |
552 | strb r7, [r10, #TI_USED_CP + 10] @ mark CP#10 as used | |
553 | strb r7, [r10, #TI_USED_CP + 11] @ mark CP#11 as used | |
554 | b do_vfp @ let VFP handler handle this | |
555 | 1: | |
556 | #endif | |
1da177e4 | 557 | tst r0, #0x08000000 @ only CDP/CPRT/LDC/STC have bit 27 |
cb170a45 | 558 | tstne r0, #0x04000000 @ bit 26 set on both ARM and Thumb-2 |
1da177e4 LT |
559 | moveq pc, lr |
560 | get_thread_info r10 @ get current thread | |
561 | and r8, r0, #0x00000f00 @ mask out CP number | |
b86040a5 | 562 | THUMB( lsr r8, r8, #8 ) |
1da177e4 LT |
563 | mov r7, #1 |
564 | add r6, r10, #TI_USED_CP | |
b86040a5 CM |
565 | ARM( strb r7, [r6, r8, lsr #8] ) @ set appropriate used_cp[] |
566 | THUMB( strb r7, [r6, r8] ) @ set appropriate used_cp[] | |
1da177e4 LT |
567 | #ifdef CONFIG_IWMMXT |
568 | @ Test if we need to give access to iWMMXt coprocessors | |
569 | ldr r5, [r10, #TI_FLAGS] | |
570 | rsbs r7, r8, #(1 << 8) @ CP 0 or 1 only | |
571 | movcss r7, r5, lsr #(TIF_USING_IWMMXT + 1) | |
572 | bcs iwmmxt_task_enable | |
573 | #endif | |
b86040a5 CM |
574 | ARM( add pc, pc, r8, lsr #6 ) |
575 | THUMB( lsl r8, r8, #2 ) | |
576 | THUMB( add pc, r8 ) | |
577 | nop | |
578 | ||
a771fe6e | 579 | movw_pc lr @ CP#0 |
b86040a5 CM |
580 | W(b) do_fpe @ CP#1 (FPE) |
581 | W(b) do_fpe @ CP#2 (FPE) | |
a771fe6e | 582 | movw_pc lr @ CP#3 |
c17fad11 LB |
583 | #ifdef CONFIG_CRUNCH |
584 | b crunch_task_enable @ CP#4 (MaverickCrunch) | |
585 | b crunch_task_enable @ CP#5 (MaverickCrunch) | |
586 | b crunch_task_enable @ CP#6 (MaverickCrunch) | |
587 | #else | |
a771fe6e CM |
588 | movw_pc lr @ CP#4 |
589 | movw_pc lr @ CP#5 | |
590 | movw_pc lr @ CP#6 | |
c17fad11 | 591 | #endif |
a771fe6e CM |
592 | movw_pc lr @ CP#7 |
593 | movw_pc lr @ CP#8 | |
594 | movw_pc lr @ CP#9 | |
1da177e4 | 595 | #ifdef CONFIG_VFP |
b86040a5 CM |
596 | W(b) do_vfp @ CP#10 (VFP) |
597 | W(b) do_vfp @ CP#11 (VFP) | |
1da177e4 | 598 | #else |
a771fe6e CM |
599 | movw_pc lr @ CP#10 (VFP) |
600 | movw_pc lr @ CP#11 (VFP) | |
1da177e4 | 601 | #endif |
a771fe6e CM |
602 | movw_pc lr @ CP#12 |
603 | movw_pc lr @ CP#13 | |
604 | movw_pc lr @ CP#14 (Debug) | |
605 | movw_pc lr @ CP#15 (Control) | |
1da177e4 | 606 | |
ef4c5368 DM |
607 | #ifdef NEED_CPU_ARCHITECTURE |
608 | .align 2 | |
609 | .LCcpu_architecture: | |
610 | .word __cpu_architecture | |
611 | #endif | |
612 | ||
b5872db4 CM |
613 | #ifdef CONFIG_NEON |
614 | .align 6 | |
615 | ||
cb170a45 | 616 | .LCneon_arm_opcodes: |
b5872db4 CM |
617 | .word 0xfe000000 @ mask |
618 | .word 0xf2000000 @ opcode | |
619 | ||
620 | .word 0xff100000 @ mask | |
621 | .word 0xf4000000 @ opcode | |
622 | ||
cb170a45 PB |
623 | .word 0x00000000 @ mask |
624 | .word 0x00000000 @ opcode | |
625 | ||
626 | .LCneon_thumb_opcodes: | |
627 | .word 0xef000000 @ mask | |
628 | .word 0xef000000 @ opcode | |
629 | ||
630 | .word 0xff100000 @ mask | |
631 | .word 0xf9000000 @ opcode | |
632 | ||
b5872db4 CM |
633 | .word 0x00000000 @ mask |
634 | .word 0x00000000 @ opcode | |
635 | #endif | |
636 | ||
1da177e4 | 637 | do_fpe: |
5d25ac03 | 638 | enable_irq |
1da177e4 LT |
639 | ldr r4, .LCfp |
640 | add r10, r10, #TI_FPSTATE @ r10 = workspace | |
641 | ldr pc, [r4] @ Call FP module USR entry point | |
642 | ||
643 | /* | |
644 | * The FP module is called with these registers set: | |
645 | * r0 = instruction | |
646 | * r2 = PC+4 | |
647 | * r9 = normal "successful" return address | |
648 | * r10 = FP workspace | |
649 | * lr = unrecognised FP instruction return address | |
650 | */ | |
651 | ||
124efc27 | 652 | .pushsection .data |
1da177e4 | 653 | ENTRY(fp_enter) |
db6ccbb6 | 654 | .word no_fp |
124efc27 | 655 | .popsection |
1da177e4 | 656 | |
83e686ea CM |
657 | ENTRY(no_fp) |
658 | mov pc, lr | |
659 | ENDPROC(no_fp) | |
db6ccbb6 RK |
660 | |
661 | __und_usr_unknown: | |
ecbab71c | 662 | enable_irq |
1da177e4 | 663 | mov r0, sp |
b86040a5 | 664 | adr lr, BSYM(ret_from_exception) |
1da177e4 | 665 | b do_undefinstr |
93ed3970 | 666 | ENDPROC(__und_usr_unknown) |
1da177e4 LT |
667 | |
668 | .align 5 | |
669 | __pabt_usr: | |
ccea7a19 | 670 | usr_entry |
4fb28474 | 671 | mov r2, sp @ regs |
8dfe7ac9 | 672 | pabt_helper |
c4c5716e | 673 | UNWIND(.fnend ) |
1da177e4 LT |
674 | /* fall through */ |
675 | /* | |
676 | * This is the return code to user mode for abort handlers | |
677 | */ | |
678 | ENTRY(ret_from_exception) | |
c4c5716e CM |
679 | UNWIND(.fnstart ) |
680 | UNWIND(.cantunwind ) | |
1da177e4 LT |
681 | get_thread_info tsk |
682 | mov why, #0 | |
683 | b ret_to_user | |
c4c5716e | 684 | UNWIND(.fnend ) |
93ed3970 CM |
685 | ENDPROC(__pabt_usr) |
686 | ENDPROC(ret_from_exception) | |
1da177e4 LT |
687 | |
688 | /* | |
689 | * Register switch for ARMv3 and ARMv4 processors | |
690 | * r0 = previous task_struct, r1 = previous thread_info, r2 = next thread_info | |
691 | * previous and next are guaranteed not to be the same. | |
692 | */ | |
693 | ENTRY(__switch_to) | |
c4c5716e CM |
694 | UNWIND(.fnstart ) |
695 | UNWIND(.cantunwind ) | |
1da177e4 LT |
696 | add ip, r1, #TI_CPU_SAVE |
697 | ldr r3, [r2, #TI_TP_VALUE] | |
b86040a5 CM |
698 | ARM( stmia ip!, {r4 - sl, fp, sp, lr} ) @ Store most regs on stack |
699 | THUMB( stmia ip!, {r4 - sl, fp} ) @ Store most regs on stack | |
700 | THUMB( str sp, [ip], #4 ) | |
701 | THUMB( str lr, [ip], #4 ) | |
247055aa | 702 | #ifdef CONFIG_CPU_USE_DOMAINS |
d6551e88 | 703 | ldr r6, [r2, #TI_CPU_DOMAIN] |
afeb90ca | 704 | #endif |
f159f4ed | 705 | set_tls r3, r4, r5 |
df0698be NP |
706 | #if defined(CONFIG_CC_STACKPROTECTOR) && !defined(CONFIG_SMP) |
707 | ldr r7, [r2, #TI_TASK] | |
708 | ldr r8, =__stack_chk_guard | |
709 | ldr r7, [r7, #TSK_STACK_CANARY] | |
710 | #endif | |
247055aa | 711 | #ifdef CONFIG_CPU_USE_DOMAINS |
1da177e4 | 712 | mcr p15, 0, r6, c3, c0, 0 @ Set domain register |
1da177e4 | 713 | #endif |
d6551e88 RK |
714 | mov r5, r0 |
715 | add r4, r2, #TI_CPU_SAVE | |
716 | ldr r0, =thread_notify_head | |
717 | mov r1, #THREAD_NOTIFY_SWITCH | |
718 | bl atomic_notifier_call_chain | |
df0698be NP |
719 | #if defined(CONFIG_CC_STACKPROTECTOR) && !defined(CONFIG_SMP) |
720 | str r7, [r8] | |
721 | #endif | |
b86040a5 | 722 | THUMB( mov ip, r4 ) |
d6551e88 | 723 | mov r0, r5 |
b86040a5 CM |
724 | ARM( ldmia r4, {r4 - sl, fp, sp, pc} ) @ Load all regs saved previously |
725 | THUMB( ldmia ip!, {r4 - sl, fp} ) @ Load all regs saved previously | |
726 | THUMB( ldr sp, [ip], #4 ) | |
727 | THUMB( ldr pc, [ip] ) | |
c4c5716e | 728 | UNWIND(.fnend ) |
93ed3970 | 729 | ENDPROC(__switch_to) |
1da177e4 LT |
730 | |
731 | __INIT | |
2d2669b6 NP |
732 | |
733 | /* | |
734 | * User helpers. | |
735 | * | |
2d2669b6 NP |
736 | * Each segment is 32-byte aligned and will be moved to the top of the high |
737 | * vector page. New segments (if ever needed) must be added in front of | |
738 | * existing ones. This mechanism should be used only for things that are | |
739 | * really small and justified, and not be abused freely. | |
740 | * | |
37b83046 | 741 | * See Documentation/arm/kernel_user_helpers.txt for formal definitions. |
2d2669b6 | 742 | */ |
b86040a5 | 743 | THUMB( .arm ) |
2d2669b6 | 744 | |
ba9b5d76 NP |
745 | .macro usr_ret, reg |
746 | #ifdef CONFIG_ARM_THUMB | |
747 | bx \reg | |
748 | #else | |
749 | mov pc, \reg | |
750 | #endif | |
751 | .endm | |
752 | ||
2d2669b6 NP |
753 | .align 5 |
754 | .globl __kuser_helper_start | |
755 | __kuser_helper_start: | |
756 | ||
7c612bfd | 757 | /* |
40fb79c8 NP |
758 | * Due to the length of some sequences, __kuser_cmpxchg64 spans 2 regular |
759 | * kuser "slots", therefore 0xffff0f80 is not used as a valid entry point. | |
7c612bfd NP |
760 | */ |
761 | ||
40fb79c8 NP |
762 | __kuser_cmpxchg64: @ 0xffff0f60 |
763 | ||
764 | #if defined(CONFIG_NEEDS_SYSCALL_FOR_CMPXCHG) | |
765 | ||
766 | /* | |
767 | * Poor you. No fast solution possible... | |
768 | * The kernel itself must perform the operation. | |
769 | * A special ghost syscall is used for that (see traps.c). | |
770 | */ | |
771 | stmfd sp!, {r7, lr} | |
772 | ldr r7, 1f @ it's 20 bits | |
773 | swi __ARM_NR_cmpxchg64 | |
774 | ldmfd sp!, {r7, pc} | |
775 | 1: .word __ARM_NR_cmpxchg64 | |
776 | ||
777 | #elif defined(CONFIG_CPU_32v6K) | |
778 | ||
779 | stmfd sp!, {r4, r5, r6, r7} | |
780 | ldrd r4, r5, [r0] @ load old val | |
781 | ldrd r6, r7, [r1] @ load new val | |
782 | smp_dmb arm | |
783 | 1: ldrexd r0, r1, [r2] @ load current val | |
784 | eors r3, r0, r4 @ compare with oldval (1) | |
785 | eoreqs r3, r1, r5 @ compare with oldval (2) | |
786 | strexdeq r3, r6, r7, [r2] @ store newval if eq | |
787 | teqeq r3, #1 @ success? | |
788 | beq 1b @ if no then retry | |
ed3768a8 | 789 | smp_dmb arm |
40fb79c8 NP |
790 | rsbs r0, r3, #0 @ set returned val and C flag |
791 | ldmfd sp!, {r4, r5, r6, r7} | |
5a97d0ae | 792 | usr_ret lr |
40fb79c8 NP |
793 | |
794 | #elif !defined(CONFIG_SMP) | |
795 | ||
796 | #ifdef CONFIG_MMU | |
797 | ||
798 | /* | |
799 | * The only thing that can break atomicity in this cmpxchg64 | |
800 | * implementation is either an IRQ or a data abort exception | |
801 | * causing another process/thread to be scheduled in the middle of | |
802 | * the critical sequence. The same strategy as for cmpxchg is used. | |
803 | */ | |
804 | stmfd sp!, {r4, r5, r6, lr} | |
805 | ldmia r0, {r4, r5} @ load old val | |
806 | ldmia r1, {r6, lr} @ load new val | |
807 | 1: ldmia r2, {r0, r1} @ load current val | |
808 | eors r3, r0, r4 @ compare with oldval (1) | |
809 | eoreqs r3, r1, r5 @ compare with oldval (2) | |
810 | 2: stmeqia r2, {r6, lr} @ store newval if eq | |
811 | rsbs r0, r3, #0 @ set return val and C flag | |
812 | ldmfd sp!, {r4, r5, r6, pc} | |
813 | ||
814 | .text | |
815 | kuser_cmpxchg64_fixup: | |
816 | @ Called from kuser_cmpxchg_fixup. | |
3ad55155 | 817 | @ r4 = address of interrupted insn (must be preserved). |
40fb79c8 NP |
818 | @ sp = saved regs. r7 and r8 are clobbered. |
819 | @ 1b = first critical insn, 2b = last critical insn. | |
3ad55155 | 820 | @ If r4 >= 1b and r4 <= 2b then saved pc_usr is set to 1b. |
40fb79c8 NP |
821 | mov r7, #0xffff0fff |
822 | sub r7, r7, #(0xffff0fff - (0xffff0f60 + (1b - __kuser_cmpxchg64))) | |
3ad55155 | 823 | subs r8, r4, r7 |
40fb79c8 NP |
824 | rsbcss r8, r8, #(2b - 1b) |
825 | strcs r7, [sp, #S_PC] | |
826 | #if __LINUX_ARM_ARCH__ < 6 | |
827 | bcc kuser_cmpxchg32_fixup | |
828 | #endif | |
829 | mov pc, lr | |
830 | .previous | |
831 | ||
832 | #else | |
833 | #warning "NPTL on non MMU needs fixing" | |
834 | mov r0, #-1 | |
835 | adds r0, r0, #0 | |
ba9b5d76 | 836 | usr_ret lr |
40fb79c8 NP |
837 | #endif |
838 | ||
839 | #else | |
840 | #error "incoherent kernel configuration" | |
841 | #endif | |
842 | ||
843 | /* pad to next slot */ | |
844 | .rept (16 - (. - __kuser_cmpxchg64)/4) | |
845 | .word 0 | |
846 | .endr | |
7c612bfd NP |
847 | |
848 | .align 5 | |
849 | ||
7c612bfd | 850 | __kuser_memory_barrier: @ 0xffff0fa0 |
ed3768a8 | 851 | smp_dmb arm |
ba9b5d76 | 852 | usr_ret lr |
7c612bfd NP |
853 | |
854 | .align 5 | |
2d2669b6 NP |
855 | |
856 | __kuser_cmpxchg: @ 0xffff0fc0 | |
857 | ||
dcef1f63 | 858 | #if defined(CONFIG_NEEDS_SYSCALL_FOR_CMPXCHG) |
2d2669b6 | 859 | |
dcef1f63 NP |
860 | /* |
861 | * Poor you. No fast solution possible... | |
862 | * The kernel itself must perform the operation. | |
863 | * A special ghost syscall is used for that (see traps.c). | |
864 | */ | |
5e097445 | 865 | stmfd sp!, {r7, lr} |
55afd264 | 866 | ldr r7, 1f @ it's 20 bits |
cc20d429 | 867 | swi __ARM_NR_cmpxchg |
5e097445 | 868 | ldmfd sp!, {r7, pc} |
cc20d429 | 869 | 1: .word __ARM_NR_cmpxchg |
dcef1f63 NP |
870 | |
871 | #elif __LINUX_ARM_ARCH__ < 6 | |
2d2669b6 | 872 | |
b49c0f24 NP |
873 | #ifdef CONFIG_MMU |
874 | ||
2d2669b6 | 875 | /* |
b49c0f24 NP |
876 | * The only thing that can break atomicity in this cmpxchg |
877 | * implementation is either an IRQ or a data abort exception | |
878 | * causing another process/thread to be scheduled in the middle | |
879 | * of the critical sequence. To prevent this, code is added to | |
880 | * the IRQ and data abort exception handlers to set the pc back | |
881 | * to the beginning of the critical section if it is found to be | |
882 | * within that critical section (see kuser_cmpxchg_fixup). | |
2d2669b6 | 883 | */ |
b49c0f24 NP |
884 | 1: ldr r3, [r2] @ load current val |
885 | subs r3, r3, r0 @ compare with oldval | |
886 | 2: streq r1, [r2] @ store newval if eq | |
887 | rsbs r0, r3, #0 @ set return val and C flag | |
888 | usr_ret lr | |
889 | ||
890 | .text | |
40fb79c8 | 891 | kuser_cmpxchg32_fixup: |
b49c0f24 | 892 | @ Called from kuser_cmpxchg_check macro. |
b059bdc3 | 893 | @ r4 = address of interrupted insn (must be preserved). |
b49c0f24 NP |
894 | @ sp = saved regs. r7 and r8 are clobbered. |
895 | @ 1b = first critical insn, 2b = last critical insn. | |
b059bdc3 | 896 | @ If r4 >= 1b and r4 <= 2b then saved pc_usr is set to 1b. |
b49c0f24 NP |
897 | mov r7, #0xffff0fff |
898 | sub r7, r7, #(0xffff0fff - (0xffff0fc0 + (1b - __kuser_cmpxchg))) | |
b059bdc3 | 899 | subs r8, r4, r7 |
b49c0f24 NP |
900 | rsbcss r8, r8, #(2b - 1b) |
901 | strcs r7, [sp, #S_PC] | |
902 | mov pc, lr | |
903 | .previous | |
904 | ||
49bca4c2 NP |
905 | #else |
906 | #warning "NPTL on non MMU needs fixing" | |
907 | mov r0, #-1 | |
908 | adds r0, r0, #0 | |
ba9b5d76 | 909 | usr_ret lr |
b49c0f24 | 910 | #endif |
2d2669b6 NP |
911 | |
912 | #else | |
913 | ||
ed3768a8 | 914 | smp_dmb arm |
b49c0f24 | 915 | 1: ldrex r3, [r2] |
2d2669b6 NP |
916 | subs r3, r3, r0 |
917 | strexeq r3, r1, [r2] | |
b49c0f24 NP |
918 | teqeq r3, #1 |
919 | beq 1b | |
2d2669b6 | 920 | rsbs r0, r3, #0 |
b49c0f24 | 921 | /* beware -- each __kuser slot must be 8 instructions max */ |
f00ec48f RK |
922 | ALT_SMP(b __kuser_memory_barrier) |
923 | ALT_UP(usr_ret lr) | |
2d2669b6 NP |
924 | |
925 | #endif | |
926 | ||
927 | .align 5 | |
928 | ||
2d2669b6 | 929 | __kuser_get_tls: @ 0xffff0fe0 |
f159f4ed | 930 | ldr r0, [pc, #(16 - 8)] @ read TLS, set in kuser_get_tls_init |
ba9b5d76 | 931 | usr_ret lr |
f159f4ed TL |
932 | mrc p15, 0, r0, c13, c0, 3 @ 0xffff0fe8 hardware TLS code |
933 | .rep 4 | |
934 | .word 0 @ 0xffff0ff0 software TLS value, then | |
935 | .endr @ pad up to __kuser_helper_version | |
2d2669b6 | 936 | |
2d2669b6 NP |
937 | __kuser_helper_version: @ 0xffff0ffc |
938 | .word ((__kuser_helper_end - __kuser_helper_start) >> 5) | |
939 | ||
940 | .globl __kuser_helper_end | |
941 | __kuser_helper_end: | |
942 | ||
b86040a5 | 943 | THUMB( .thumb ) |
2d2669b6 | 944 | |
1da177e4 LT |
945 | /* |
946 | * Vector stubs. | |
947 | * | |
7933523d RK |
948 | * This code is copied to 0xffff0200 so we can use branches in the |
949 | * vectors, rather than ldr's. Note that this code must not | |
950 | * exceed 0x300 bytes. | |
1da177e4 LT |
951 | * |
952 | * Common stub entry macro: | |
953 | * Enter in IRQ mode, spsr = SVC/USR CPSR, lr = SVC/USR PC | |
ccea7a19 RK |
954 | * |
955 | * SP points to a minimal amount of processor-private memory, the address | |
956 | * of which is copied into r0 for the mode specific abort handler. | |
1da177e4 | 957 | */ |
b7ec4795 | 958 | .macro vector_stub, name, mode, correction=0 |
1da177e4 LT |
959 | .align 5 |
960 | ||
961 | vector_\name: | |
1da177e4 LT |
962 | .if \correction |
963 | sub lr, lr, #\correction | |
964 | .endif | |
ccea7a19 RK |
965 | |
966 | @ | |
967 | @ Save r0, lr_<exception> (parent PC) and spsr_<exception> | |
968 | @ (parent CPSR) | |
969 | @ | |
970 | stmia sp, {r0, lr} @ save r0, lr | |
1da177e4 | 971 | mrs lr, spsr |
ccea7a19 RK |
972 | str lr, [sp, #8] @ save spsr |
973 | ||
1da177e4 | 974 | @ |
ccea7a19 | 975 | @ Prepare for SVC32 mode. IRQs remain disabled. |
1da177e4 | 976 | @ |
ccea7a19 | 977 | mrs r0, cpsr |
b86040a5 | 978 | eor r0, r0, #(\mode ^ SVC_MODE | PSR_ISETSTATE) |
ccea7a19 | 979 | msr spsr_cxsf, r0 |
1da177e4 | 980 | |
ccea7a19 RK |
981 | @ |
982 | @ the branch table must immediately follow this code | |
983 | @ | |
ccea7a19 | 984 | and lr, lr, #0x0f |
b86040a5 CM |
985 | THUMB( adr r0, 1f ) |
986 | THUMB( ldr lr, [r0, lr, lsl #2] ) | |
b7ec4795 | 987 | mov r0, sp |
b86040a5 | 988 | ARM( ldr lr, [pc, lr, lsl #2] ) |
ccea7a19 | 989 | movs pc, lr @ branch to handler in SVC mode |
93ed3970 | 990 | ENDPROC(vector_\name) |
88987ef9 CM |
991 | |
992 | .align 2 | |
993 | @ handler addresses follow this label | |
994 | 1: | |
1da177e4 LT |
995 | .endm |
996 | ||
7933523d | 997 | .globl __stubs_start |
1da177e4 LT |
998 | __stubs_start: |
999 | /* | |
1000 | * Interrupt dispatcher | |
1001 | */ | |
b7ec4795 | 1002 | vector_stub irq, IRQ_MODE, 4 |
1da177e4 LT |
1003 | |
1004 | .long __irq_usr @ 0 (USR_26 / USR_32) | |
1005 | .long __irq_invalid @ 1 (FIQ_26 / FIQ_32) | |
1006 | .long __irq_invalid @ 2 (IRQ_26 / IRQ_32) | |
1007 | .long __irq_svc @ 3 (SVC_26 / SVC_32) | |
1008 | .long __irq_invalid @ 4 | |
1009 | .long __irq_invalid @ 5 | |
1010 | .long __irq_invalid @ 6 | |
1011 | .long __irq_invalid @ 7 | |
1012 | .long __irq_invalid @ 8 | |
1013 | .long __irq_invalid @ 9 | |
1014 | .long __irq_invalid @ a | |
1015 | .long __irq_invalid @ b | |
1016 | .long __irq_invalid @ c | |
1017 | .long __irq_invalid @ d | |
1018 | .long __irq_invalid @ e | |
1019 | .long __irq_invalid @ f | |
1020 | ||
1021 | /* | |
1022 | * Data abort dispatcher | |
1023 | * Enter in ABT mode, spsr = USR CPSR, lr = USR PC | |
1024 | */ | |
b7ec4795 | 1025 | vector_stub dabt, ABT_MODE, 8 |
1da177e4 LT |
1026 | |
1027 | .long __dabt_usr @ 0 (USR_26 / USR_32) | |
1028 | .long __dabt_invalid @ 1 (FIQ_26 / FIQ_32) | |
1029 | .long __dabt_invalid @ 2 (IRQ_26 / IRQ_32) | |
1030 | .long __dabt_svc @ 3 (SVC_26 / SVC_32) | |
1031 | .long __dabt_invalid @ 4 | |
1032 | .long __dabt_invalid @ 5 | |
1033 | .long __dabt_invalid @ 6 | |
1034 | .long __dabt_invalid @ 7 | |
1035 | .long __dabt_invalid @ 8 | |
1036 | .long __dabt_invalid @ 9 | |
1037 | .long __dabt_invalid @ a | |
1038 | .long __dabt_invalid @ b | |
1039 | .long __dabt_invalid @ c | |
1040 | .long __dabt_invalid @ d | |
1041 | .long __dabt_invalid @ e | |
1042 | .long __dabt_invalid @ f | |
1043 | ||
1044 | /* | |
1045 | * Prefetch abort dispatcher | |
1046 | * Enter in ABT mode, spsr = USR CPSR, lr = USR PC | |
1047 | */ | |
b7ec4795 | 1048 | vector_stub pabt, ABT_MODE, 4 |
1da177e4 LT |
1049 | |
1050 | .long __pabt_usr @ 0 (USR_26 / USR_32) | |
1051 | .long __pabt_invalid @ 1 (FIQ_26 / FIQ_32) | |
1052 | .long __pabt_invalid @ 2 (IRQ_26 / IRQ_32) | |
1053 | .long __pabt_svc @ 3 (SVC_26 / SVC_32) | |
1054 | .long __pabt_invalid @ 4 | |
1055 | .long __pabt_invalid @ 5 | |
1056 | .long __pabt_invalid @ 6 | |
1057 | .long __pabt_invalid @ 7 | |
1058 | .long __pabt_invalid @ 8 | |
1059 | .long __pabt_invalid @ 9 | |
1060 | .long __pabt_invalid @ a | |
1061 | .long __pabt_invalid @ b | |
1062 | .long __pabt_invalid @ c | |
1063 | .long __pabt_invalid @ d | |
1064 | .long __pabt_invalid @ e | |
1065 | .long __pabt_invalid @ f | |
1066 | ||
1067 | /* | |
1068 | * Undef instr entry dispatcher | |
1069 | * Enter in UND mode, spsr = SVC/USR CPSR, lr = SVC/USR PC | |
1070 | */ | |
b7ec4795 | 1071 | vector_stub und, UND_MODE |
1da177e4 LT |
1072 | |
1073 | .long __und_usr @ 0 (USR_26 / USR_32) | |
1074 | .long __und_invalid @ 1 (FIQ_26 / FIQ_32) | |
1075 | .long __und_invalid @ 2 (IRQ_26 / IRQ_32) | |
1076 | .long __und_svc @ 3 (SVC_26 / SVC_32) | |
1077 | .long __und_invalid @ 4 | |
1078 | .long __und_invalid @ 5 | |
1079 | .long __und_invalid @ 6 | |
1080 | .long __und_invalid @ 7 | |
1081 | .long __und_invalid @ 8 | |
1082 | .long __und_invalid @ 9 | |
1083 | .long __und_invalid @ a | |
1084 | .long __und_invalid @ b | |
1085 | .long __und_invalid @ c | |
1086 | .long __und_invalid @ d | |
1087 | .long __und_invalid @ e | |
1088 | .long __und_invalid @ f | |
1089 | ||
1090 | .align 5 | |
1091 | ||
1092 | /*============================================================================= | |
1093 | * Undefined FIQs | |
1094 | *----------------------------------------------------------------------------- | |
1095 | * Enter in FIQ mode, spsr = ANY CPSR, lr = ANY PC | |
1096 | * MUST PRESERVE SVC SPSR, but need to switch to SVC mode to show our msg. | |
1097 | * Basically to switch modes, we *HAVE* to clobber one register... brain | |
1098 | * damage alert! I don't think that we can execute any code in here in any | |
1099 | * other mode than FIQ... Ok you can switch to another mode, but you can't | |
1100 | * get out of that mode without clobbering one register. | |
1101 | */ | |
1102 | vector_fiq: | |
1da177e4 LT |
1103 | subs pc, lr, #4 |
1104 | ||
1105 | /*============================================================================= | |
1106 | * Address exception handler | |
1107 | *----------------------------------------------------------------------------- | |
1108 | * These aren't too critical. | |
1109 | * (they're not supposed to happen, and won't happen in 32-bit data mode). | |
1110 | */ | |
1111 | ||
1112 | vector_addrexcptn: | |
1113 | b vector_addrexcptn | |
1114 | ||
1115 | /* | |
1116 | * We group all the following data together to optimise | |
1117 | * for CPUs with separate I & D caches. | |
1118 | */ | |
1119 | .align 5 | |
1120 | ||
1121 | .LCvswi: | |
1122 | .word vector_swi | |
1123 | ||
7933523d | 1124 | .globl __stubs_end |
1da177e4 LT |
1125 | __stubs_end: |
1126 | ||
7933523d | 1127 | .equ stubs_offset, __vectors_start + 0x200 - __stubs_start |
1da177e4 | 1128 | |
7933523d RK |
1129 | .globl __vectors_start |
1130 | __vectors_start: | |
b86040a5 CM |
1131 | ARM( swi SYS_ERROR0 ) |
1132 | THUMB( svc #0 ) | |
1133 | THUMB( nop ) | |
1134 | W(b) vector_und + stubs_offset | |
1135 | W(ldr) pc, .LCvswi + stubs_offset | |
1136 | W(b) vector_pabt + stubs_offset | |
1137 | W(b) vector_dabt + stubs_offset | |
1138 | W(b) vector_addrexcptn + stubs_offset | |
1139 | W(b) vector_irq + stubs_offset | |
1140 | W(b) vector_fiq + stubs_offset | |
7933523d RK |
1141 | |
1142 | .globl __vectors_end | |
1143 | __vectors_end: | |
1da177e4 LT |
1144 | |
1145 | .data | |
1146 | ||
1da177e4 LT |
1147 | .globl cr_alignment |
1148 | .globl cr_no_alignment | |
1149 | cr_alignment: | |
1150 | .space 4 | |
1151 | cr_no_alignment: | |
1152 | .space 4 | |
52108641 | 1153 | |
1154 | #ifdef CONFIG_MULTI_IRQ_HANDLER | |
1155 | .globl handle_arch_irq | |
1156 | handle_arch_irq: | |
1157 | .space 4 | |
1158 | #endif |