Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/arch/arm/kernel/entry-armv.S | |
3 | * | |
4 | * Copyright (C) 1996,1997,1998 Russell King. | |
5 | * ARM700 fix by Matthew Godbolt (linux-user@willothewisp.demon.co.uk) | |
afeb90ca | 6 | * nommu support by Hyok S. Choi (hyok.choi@samsung.com) |
1da177e4 LT |
7 | * |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * Low-level vector interface routines | |
13 | * | |
70b6f2b4 NP |
14 | * Note: there is a StrongARM bug in the STMIA rn, {regs}^ instruction |
15 | * that causes it to save wrong values... Be aware! | |
1da177e4 | 16 | */ |
1da177e4 | 17 | |
f09b9979 | 18 | #include <asm/memory.h> |
1da177e4 | 19 | #include <asm/glue.h> |
1da177e4 | 20 | #include <asm/vfpmacros.h> |
a09e64fb | 21 | #include <mach/entry-macro.S> |
d6551e88 | 22 | #include <asm/thread_notify.h> |
c4c5716e | 23 | #include <asm/unwind.h> |
cc20d429 | 24 | #include <asm/unistd.h> |
f159f4ed | 25 | #include <asm/tls.h> |
1da177e4 LT |
26 | |
27 | #include "entry-header.S" | |
28 | ||
187a51ad RK |
29 | /* |
30 | * Interrupt handling. Preserves r7, r8, r9 | |
31 | */ | |
32 | .macro irq_handler | |
f80dff9d | 33 | get_irqnr_preamble r5, lr |
187a51ad RK |
34 | 1: get_irqnr_and_base r0, r6, r5, lr |
35 | movne r1, sp | |
36 | @ | |
37 | @ routine called with r0 = irq number, r1 = struct pt_regs * | |
38 | @ | |
b86040a5 | 39 | adrne lr, BSYM(1b) |
187a51ad | 40 | bne asm_do_IRQ |
791be9b9 RK |
41 | |
42 | #ifdef CONFIG_SMP | |
43 | /* | |
44 | * XXX | |
45 | * | |
46 | * this macro assumes that irqstat (r6) and base (r5) are | |
47 | * preserved from get_irqnr_and_base above | |
48 | */ | |
f00ec48f RK |
49 | ALT_SMP(test_for_ipi r0, r6, r5, lr) |
50 | ALT_UP_B(9997f) | |
791be9b9 | 51 | movne r0, sp |
b86040a5 | 52 | adrne lr, BSYM(1b) |
791be9b9 | 53 | bne do_IPI |
37ee16ae RK |
54 | |
55 | #ifdef CONFIG_LOCAL_TIMERS | |
56 | test_for_ltirq r0, r6, r5, lr | |
57 | movne r0, sp | |
b86040a5 | 58 | adrne lr, BSYM(1b) |
37ee16ae RK |
59 | bne do_local_timer |
60 | #endif | |
f00ec48f | 61 | 9997: |
791be9b9 RK |
62 | #endif |
63 | ||
187a51ad RK |
64 | .endm |
65 | ||
785d3cd2 NP |
66 | #ifdef CONFIG_KPROBES |
67 | .section .kprobes.text,"ax",%progbits | |
68 | #else | |
69 | .text | |
70 | #endif | |
71 | ||
1da177e4 LT |
72 | /* |
73 | * Invalid mode handlers | |
74 | */ | |
ccea7a19 RK |
75 | .macro inv_entry, reason |
76 | sub sp, sp, #S_FRAME_SIZE | |
b86040a5 CM |
77 | ARM( stmib sp, {r1 - lr} ) |
78 | THUMB( stmia sp, {r0 - r12} ) | |
79 | THUMB( str sp, [sp, #S_SP] ) | |
80 | THUMB( str lr, [sp, #S_LR] ) | |
1da177e4 LT |
81 | mov r1, #\reason |
82 | .endm | |
83 | ||
84 | __pabt_invalid: | |
ccea7a19 RK |
85 | inv_entry BAD_PREFETCH |
86 | b common_invalid | |
93ed3970 | 87 | ENDPROC(__pabt_invalid) |
1da177e4 LT |
88 | |
89 | __dabt_invalid: | |
ccea7a19 RK |
90 | inv_entry BAD_DATA |
91 | b common_invalid | |
93ed3970 | 92 | ENDPROC(__dabt_invalid) |
1da177e4 LT |
93 | |
94 | __irq_invalid: | |
ccea7a19 RK |
95 | inv_entry BAD_IRQ |
96 | b common_invalid | |
93ed3970 | 97 | ENDPROC(__irq_invalid) |
1da177e4 LT |
98 | |
99 | __und_invalid: | |
ccea7a19 RK |
100 | inv_entry BAD_UNDEFINSTR |
101 | ||
102 | @ | |
103 | @ XXX fall through to common_invalid | |
104 | @ | |
105 | ||
106 | @ | |
107 | @ common_invalid - generic code for failed exception (re-entrant version of handlers) | |
108 | @ | |
109 | common_invalid: | |
110 | zero_fp | |
111 | ||
112 | ldmia r0, {r4 - r6} | |
113 | add r0, sp, #S_PC @ here for interlock avoidance | |
114 | mov r7, #-1 @ "" "" "" "" | |
115 | str r4, [sp] @ save preserved r0 | |
116 | stmia r0, {r5 - r7} @ lr_<exception>, | |
117 | @ cpsr_<exception>, "old_r0" | |
1da177e4 | 118 | |
1da177e4 | 119 | mov r0, sp |
1da177e4 | 120 | b bad_mode |
93ed3970 | 121 | ENDPROC(__und_invalid) |
1da177e4 LT |
122 | |
123 | /* | |
124 | * SVC mode handlers | |
125 | */ | |
2dede2d8 NP |
126 | |
127 | #if defined(CONFIG_AEABI) && (__LINUX_ARM_ARCH__ >= 5) | |
128 | #define SPFIX(code...) code | |
129 | #else | |
130 | #define SPFIX(code...) | |
131 | #endif | |
132 | ||
d30a0c8b | 133 | .macro svc_entry, stack_hole=0 |
c4c5716e CM |
134 | UNWIND(.fnstart ) |
135 | UNWIND(.save {r0 - pc} ) | |
b86040a5 CM |
136 | sub sp, sp, #(S_FRAME_SIZE + \stack_hole - 4) |
137 | #ifdef CONFIG_THUMB2_KERNEL | |
138 | SPFIX( str r0, [sp] ) @ temporarily saved | |
139 | SPFIX( mov r0, sp ) | |
140 | SPFIX( tst r0, #4 ) @ test original stack alignment | |
141 | SPFIX( ldr r0, [sp] ) @ restored | |
142 | #else | |
2dede2d8 | 143 | SPFIX( tst sp, #4 ) |
b86040a5 CM |
144 | #endif |
145 | SPFIX( subeq sp, sp, #4 ) | |
146 | stmia sp, {r1 - r12} | |
ccea7a19 RK |
147 | |
148 | ldmia r0, {r1 - r3} | |
b86040a5 | 149 | add r5, sp, #S_SP - 4 @ here for interlock avoidance |
ccea7a19 | 150 | mov r4, #-1 @ "" "" "" "" |
b86040a5 CM |
151 | add r0, sp, #(S_FRAME_SIZE + \stack_hole - 4) |
152 | SPFIX( addeq r0, r0, #4 ) | |
153 | str r1, [sp, #-4]! @ save the "real" r0 copied | |
ccea7a19 RK |
154 | @ from the exception stack |
155 | ||
1da177e4 LT |
156 | mov r1, lr |
157 | ||
158 | @ | |
159 | @ We are now ready to fill in the remaining blanks on the stack: | |
160 | @ | |
161 | @ r0 - sp_svc | |
162 | @ r1 - lr_svc | |
163 | @ r2 - lr_<exception>, already fixed up for correct return/restart | |
164 | @ r3 - spsr_<exception> | |
165 | @ r4 - orig_r0 (see pt_regs definition in ptrace.h) | |
166 | @ | |
167 | stmia r5, {r0 - r4} | |
168 | .endm | |
169 | ||
170 | .align 5 | |
171 | __dabt_svc: | |
ccea7a19 | 172 | svc_entry |
1da177e4 LT |
173 | |
174 | @ | |
175 | @ get ready to re-enable interrupts if appropriate | |
176 | @ | |
177 | mrs r9, cpsr | |
178 | tst r3, #PSR_I_BIT | |
179 | biceq r9, r9, #PSR_I_BIT | |
180 | ||
181 | @ | |
182 | @ Call the processor-specific abort handler: | |
183 | @ | |
184 | @ r2 - aborted context pc | |
185 | @ r3 - aborted context cpsr | |
186 | @ | |
187 | @ The abort handler must return the aborted address in r0, and | |
188 | @ the fault status register in r1. r9 must be preserved. | |
189 | @ | |
48d7927b | 190 | #ifdef MULTI_DABORT |
1da177e4 LT |
191 | ldr r4, .LCprocfns |
192 | mov lr, pc | |
48d7927b | 193 | ldr pc, [r4, #PROCESSOR_DABT_FUNC] |
1da177e4 | 194 | #else |
48d7927b | 195 | bl CPU_DABORT_HANDLER |
1da177e4 LT |
196 | #endif |
197 | ||
198 | @ | |
199 | @ set desired IRQ state, then call main handler | |
200 | @ | |
201 | msr cpsr_c, r9 | |
202 | mov r2, sp | |
203 | bl do_DataAbort | |
204 | ||
205 | @ | |
206 | @ IRQs off again before pulling preserved data off the stack | |
207 | @ | |
ac78884e | 208 | disable_irq_notrace |
1da177e4 LT |
209 | |
210 | @ | |
211 | @ restore SPSR and restart the instruction | |
212 | @ | |
b86040a5 CM |
213 | ldr r2, [sp, #S_PSR] |
214 | svc_exit r2 @ return from exception | |
c4c5716e | 215 | UNWIND(.fnend ) |
93ed3970 | 216 | ENDPROC(__dabt_svc) |
1da177e4 LT |
217 | |
218 | .align 5 | |
219 | __irq_svc: | |
ccea7a19 RK |
220 | svc_entry |
221 | ||
ac78884e RK |
222 | #ifdef CONFIG_TRACE_IRQFLAGS |
223 | bl trace_hardirqs_off | |
224 | #endif | |
1da177e4 | 225 | #ifdef CONFIG_PREEMPT |
706fdd9f RK |
226 | get_thread_info tsk |
227 | ldr r8, [tsk, #TI_PREEMPT] @ get preempt count | |
228 | add r7, r8, #1 @ increment it | |
229 | str r7, [tsk, #TI_PREEMPT] | |
1da177e4 | 230 | #endif |
ccea7a19 | 231 | |
187a51ad | 232 | irq_handler |
1da177e4 | 233 | #ifdef CONFIG_PREEMPT |
28fab1a2 | 234 | str r8, [tsk, #TI_PREEMPT] @ restore preempt count |
706fdd9f | 235 | ldr r0, [tsk, #TI_FLAGS] @ get flags |
28fab1a2 RK |
236 | teq r8, #0 @ if preempt count != 0 |
237 | movne r0, #0 @ force flags to 0 | |
1da177e4 LT |
238 | tst r0, #_TIF_NEED_RESCHED |
239 | blne svc_preempt | |
1da177e4 | 240 | #endif |
b86040a5 | 241 | ldr r4, [sp, #S_PSR] @ irqs are already disabled |
7ad1bcb2 | 242 | #ifdef CONFIG_TRACE_IRQFLAGS |
b86040a5 | 243 | tst r4, #PSR_I_BIT |
7ad1bcb2 RK |
244 | bleq trace_hardirqs_on |
245 | #endif | |
b86040a5 | 246 | svc_exit r4 @ return from exception |
c4c5716e | 247 | UNWIND(.fnend ) |
93ed3970 | 248 | ENDPROC(__irq_svc) |
1da177e4 LT |
249 | |
250 | .ltorg | |
251 | ||
252 | #ifdef CONFIG_PREEMPT | |
253 | svc_preempt: | |
28fab1a2 | 254 | mov r8, lr |
1da177e4 | 255 | 1: bl preempt_schedule_irq @ irq en/disable is done inside |
706fdd9f | 256 | ldr r0, [tsk, #TI_FLAGS] @ get new tasks TI_FLAGS |
1da177e4 | 257 | tst r0, #_TIF_NEED_RESCHED |
28fab1a2 | 258 | moveq pc, r8 @ go again |
1da177e4 LT |
259 | b 1b |
260 | #endif | |
261 | ||
262 | .align 5 | |
263 | __und_svc: | |
d30a0c8b NP |
264 | #ifdef CONFIG_KPROBES |
265 | @ If a kprobe is about to simulate a "stmdb sp..." instruction, | |
266 | @ it obviously needs free stack space which then will belong to | |
267 | @ the saved context. | |
268 | svc_entry 64 | |
269 | #else | |
ccea7a19 | 270 | svc_entry |
d30a0c8b | 271 | #endif |
1da177e4 LT |
272 | |
273 | @ | |
274 | @ call emulation code, which returns using r9 if it has emulated | |
275 | @ the instruction, or the more conventional lr if we are to treat | |
276 | @ this as a real undefined instruction | |
277 | @ | |
278 | @ r0 - instruction | |
279 | @ | |
83e686ea | 280 | #ifndef CONFIG_THUMB2_KERNEL |
1da177e4 | 281 | ldr r0, [r2, #-4] |
83e686ea CM |
282 | #else |
283 | ldrh r0, [r2, #-2] @ Thumb instruction at LR - 2 | |
284 | and r9, r0, #0xf800 | |
285 | cmp r9, #0xe800 @ 32-bit instruction if xx >= 0 | |
286 | ldrhhs r9, [r2] @ bottom 16 bits | |
287 | orrhs r0, r9, r0, lsl #16 | |
288 | #endif | |
b86040a5 | 289 | adr r9, BSYM(1f) |
1da177e4 LT |
290 | bl call_fpe |
291 | ||
292 | mov r0, sp @ struct pt_regs *regs | |
293 | bl do_undefinstr | |
294 | ||
295 | @ | |
296 | @ IRQs off again before pulling preserved data off the stack | |
297 | @ | |
ac78884e | 298 | 1: disable_irq_notrace |
1da177e4 LT |
299 | |
300 | @ | |
301 | @ restore SPSR and restart the instruction | |
302 | @ | |
b86040a5 CM |
303 | ldr r2, [sp, #S_PSR] @ Get SVC cpsr |
304 | svc_exit r2 @ return from exception | |
c4c5716e | 305 | UNWIND(.fnend ) |
93ed3970 | 306 | ENDPROC(__und_svc) |
1da177e4 LT |
307 | |
308 | .align 5 | |
309 | __pabt_svc: | |
ccea7a19 | 310 | svc_entry |
1da177e4 LT |
311 | |
312 | @ | |
313 | @ re-enable interrupts if appropriate | |
314 | @ | |
315 | mrs r9, cpsr | |
316 | tst r3, #PSR_I_BIT | |
317 | biceq r9, r9, #PSR_I_BIT | |
1da177e4 | 318 | |
48d7927b | 319 | mov r0, r2 @ pass address of aborted instruction. |
4fb28474 | 320 | #ifdef MULTI_PABORT |
48d7927b PB |
321 | ldr r4, .LCprocfns |
322 | mov lr, pc | |
323 | ldr pc, [r4, #PROCESSOR_PABT_FUNC] | |
324 | #else | |
4fb28474 | 325 | bl CPU_PABORT_HANDLER |
48d7927b PB |
326 | #endif |
327 | msr cpsr_c, r9 @ Maybe enable interrupts | |
4fb28474 | 328 | mov r2, sp @ regs |
1da177e4 LT |
329 | bl do_PrefetchAbort @ call abort handler |
330 | ||
331 | @ | |
332 | @ IRQs off again before pulling preserved data off the stack | |
333 | @ | |
ac78884e | 334 | disable_irq_notrace |
1da177e4 LT |
335 | |
336 | @ | |
337 | @ restore SPSR and restart the instruction | |
338 | @ | |
b86040a5 CM |
339 | ldr r2, [sp, #S_PSR] |
340 | svc_exit r2 @ return from exception | |
c4c5716e | 341 | UNWIND(.fnend ) |
93ed3970 | 342 | ENDPROC(__pabt_svc) |
1da177e4 LT |
343 | |
344 | .align 5 | |
49f680ea RK |
345 | .LCcralign: |
346 | .word cr_alignment | |
48d7927b | 347 | #ifdef MULTI_DABORT |
1da177e4 LT |
348 | .LCprocfns: |
349 | .word processor | |
350 | #endif | |
351 | .LCfp: | |
352 | .word fp_enter | |
1da177e4 LT |
353 | |
354 | /* | |
355 | * User mode handlers | |
2dede2d8 NP |
356 | * |
357 | * EABI note: sp_svc is always 64-bit aligned here, so should S_FRAME_SIZE | |
1da177e4 | 358 | */ |
2dede2d8 NP |
359 | |
360 | #if defined(CONFIG_AEABI) && (__LINUX_ARM_ARCH__ >= 5) && (S_FRAME_SIZE & 7) | |
361 | #error "sizeof(struct pt_regs) must be a multiple of 8" | |
362 | #endif | |
363 | ||
ccea7a19 | 364 | .macro usr_entry |
c4c5716e CM |
365 | UNWIND(.fnstart ) |
366 | UNWIND(.cantunwind ) @ don't unwind the user space | |
ccea7a19 | 367 | sub sp, sp, #S_FRAME_SIZE |
b86040a5 CM |
368 | ARM( stmib sp, {r1 - r12} ) |
369 | THUMB( stmia sp, {r0 - r12} ) | |
ccea7a19 RK |
370 | |
371 | ldmia r0, {r1 - r3} | |
372 | add r0, sp, #S_PC @ here for interlock avoidance | |
373 | mov r4, #-1 @ "" "" "" "" | |
374 | ||
375 | str r1, [sp] @ save the "real" r0 copied | |
376 | @ from the exception stack | |
1da177e4 LT |
377 | |
378 | @ | |
379 | @ We are now ready to fill in the remaining blanks on the stack: | |
380 | @ | |
381 | @ r2 - lr_<exception>, already fixed up for correct return/restart | |
382 | @ r3 - spsr_<exception> | |
383 | @ r4 - orig_r0 (see pt_regs definition in ptrace.h) | |
384 | @ | |
385 | @ Also, separately save sp_usr and lr_usr | |
386 | @ | |
ccea7a19 | 387 | stmia r0, {r2 - r4} |
b86040a5 CM |
388 | ARM( stmdb r0, {sp, lr}^ ) |
389 | THUMB( store_user_sp_lr r0, r1, S_SP - S_PC ) | |
1da177e4 LT |
390 | |
391 | @ | |
392 | @ Enable the alignment trap while in kernel mode | |
393 | @ | |
49f680ea | 394 | alignment_trap r0 |
1da177e4 LT |
395 | |
396 | @ | |
397 | @ Clear FP to mark the first stack frame | |
398 | @ | |
399 | zero_fp | |
400 | .endm | |
401 | ||
b49c0f24 NP |
402 | .macro kuser_cmpxchg_check |
403 | #if __LINUX_ARM_ARCH__ < 6 && !defined(CONFIG_NEEDS_SYSCALL_FOR_CMPXCHG) | |
404 | #ifndef CONFIG_MMU | |
405 | #warning "NPTL on non MMU needs fixing" | |
406 | #else | |
407 | @ Make sure our user space atomic helper is restarted | |
408 | @ if it was interrupted in a critical region. Here we | |
409 | @ perform a quick test inline since it should be false | |
410 | @ 99.9999% of the time. The rest is done out of line. | |
411 | cmp r2, #TASK_SIZE | |
412 | blhs kuser_cmpxchg_fixup | |
413 | #endif | |
414 | #endif | |
415 | .endm | |
416 | ||
1da177e4 LT |
417 | .align 5 |
418 | __dabt_usr: | |
ccea7a19 | 419 | usr_entry |
b49c0f24 | 420 | kuser_cmpxchg_check |
1da177e4 LT |
421 | |
422 | @ | |
423 | @ Call the processor-specific abort handler: | |
424 | @ | |
425 | @ r2 - aborted context pc | |
426 | @ r3 - aborted context cpsr | |
427 | @ | |
428 | @ The abort handler must return the aborted address in r0, and | |
429 | @ the fault status register in r1. | |
430 | @ | |
48d7927b | 431 | #ifdef MULTI_DABORT |
1da177e4 LT |
432 | ldr r4, .LCprocfns |
433 | mov lr, pc | |
48d7927b | 434 | ldr pc, [r4, #PROCESSOR_DABT_FUNC] |
1da177e4 | 435 | #else |
48d7927b | 436 | bl CPU_DABORT_HANDLER |
1da177e4 LT |
437 | #endif |
438 | ||
439 | @ | |
440 | @ IRQs on, then call the main handler | |
441 | @ | |
1ec42c0c | 442 | enable_irq |
1da177e4 | 443 | mov r2, sp |
b86040a5 | 444 | adr lr, BSYM(ret_from_exception) |
1da177e4 | 445 | b do_DataAbort |
c4c5716e | 446 | UNWIND(.fnend ) |
93ed3970 | 447 | ENDPROC(__dabt_usr) |
1da177e4 LT |
448 | |
449 | .align 5 | |
450 | __irq_usr: | |
ccea7a19 | 451 | usr_entry |
b49c0f24 | 452 | kuser_cmpxchg_check |
1da177e4 | 453 | |
706fdd9f | 454 | get_thread_info tsk |
1da177e4 | 455 | #ifdef CONFIG_PREEMPT |
706fdd9f RK |
456 | ldr r8, [tsk, #TI_PREEMPT] @ get preempt count |
457 | add r7, r8, #1 @ increment it | |
458 | str r7, [tsk, #TI_PREEMPT] | |
1da177e4 | 459 | #endif |
ccea7a19 | 460 | |
187a51ad | 461 | irq_handler |
1da177e4 | 462 | #ifdef CONFIG_PREEMPT |
706fdd9f RK |
463 | ldr r0, [tsk, #TI_PREEMPT] |
464 | str r8, [tsk, #TI_PREEMPT] | |
1da177e4 | 465 | teq r0, r7 |
b86040a5 CM |
466 | ARM( strne r0, [r0, -r0] ) |
467 | THUMB( movne r0, #0 ) | |
468 | THUMB( strne r0, [r0] ) | |
1da177e4 | 469 | #endif |
ccea7a19 | 470 | |
1da177e4 LT |
471 | mov why, #0 |
472 | b ret_to_user | |
c4c5716e | 473 | UNWIND(.fnend ) |
93ed3970 | 474 | ENDPROC(__irq_usr) |
1da177e4 LT |
475 | |
476 | .ltorg | |
477 | ||
478 | .align 5 | |
479 | __und_usr: | |
ccea7a19 | 480 | usr_entry |
1da177e4 | 481 | |
1da177e4 LT |
482 | @ |
483 | @ fall through to the emulation code, which returns using r9 if | |
484 | @ it has emulated the instruction, or the more conventional lr | |
485 | @ if we are to treat this as a real undefined instruction | |
486 | @ | |
487 | @ r0 - instruction | |
488 | @ | |
b86040a5 CM |
489 | adr r9, BSYM(ret_from_exception) |
490 | adr lr, BSYM(__und_usr_unknown) | |
cb170a45 | 491 | tst r3, #PSR_T_BIT @ Thumb mode? |
b86040a5 | 492 | itet eq @ explicit IT needed for the 1f label |
cb170a45 PB |
493 | subeq r4, r2, #4 @ ARM instr at LR - 4 |
494 | subne r4, r2, #2 @ Thumb instr at LR - 2 | |
495 | 1: ldreqt r0, [r4] | |
26584853 CM |
496 | #ifdef CONFIG_CPU_ENDIAN_BE8 |
497 | reveq r0, r0 @ little endian instruction | |
498 | #endif | |
cb170a45 PB |
499 | beq call_fpe |
500 | @ Thumb instruction | |
501 | #if __LINUX_ARM_ARCH__ >= 7 | |
b86040a5 CM |
502 | 2: |
503 | ARM( ldrht r5, [r4], #2 ) | |
504 | THUMB( ldrht r5, [r4] ) | |
505 | THUMB( add r4, r4, #2 ) | |
cb170a45 PB |
506 | and r0, r5, #0xf800 @ mask bits 111x x... .... .... |
507 | cmp r0, #0xe800 @ 32bit instruction if xx != 0 | |
508 | blo __und_usr_unknown | |
509 | 3: ldrht r0, [r4] | |
510 | add r2, r2, #2 @ r2 is PC + 2, make it PC + 4 | |
511 | orr r0, r0, r5, lsl #16 | |
512 | #else | |
513 | b __und_usr_unknown | |
514 | #endif | |
c4c5716e | 515 | UNWIND(.fnend ) |
93ed3970 | 516 | ENDPROC(__und_usr) |
cb170a45 | 517 | |
1da177e4 LT |
518 | @ |
519 | @ fallthrough to call_fpe | |
520 | @ | |
521 | ||
522 | /* | |
523 | * The out of line fixup for the ldrt above. | |
524 | */ | |
4260415f | 525 | .pushsection .fixup, "ax" |
cb170a45 | 526 | 4: mov pc, r9 |
4260415f RK |
527 | .popsection |
528 | .pushsection __ex_table,"a" | |
cb170a45 PB |
529 | .long 1b, 4b |
530 | #if __LINUX_ARM_ARCH__ >= 7 | |
531 | .long 2b, 4b | |
532 | .long 3b, 4b | |
533 | #endif | |
4260415f | 534 | .popsection |
1da177e4 LT |
535 | |
536 | /* | |
537 | * Check whether the instruction is a co-processor instruction. | |
538 | * If yes, we need to call the relevant co-processor handler. | |
539 | * | |
540 | * Note that we don't do a full check here for the co-processor | |
541 | * instructions; all instructions with bit 27 set are well | |
542 | * defined. The only instructions that should fault are the | |
543 | * co-processor instructions. However, we have to watch out | |
544 | * for the ARM6/ARM7 SWI bug. | |
545 | * | |
b5872db4 CM |
546 | * NEON is a special case that has to be handled here. Not all |
547 | * NEON instructions are co-processor instructions, so we have | |
548 | * to make a special case of checking for them. Plus, there's | |
549 | * five groups of them, so we have a table of mask/opcode pairs | |
550 | * to check against, and if any match then we branch off into the | |
551 | * NEON handler code. | |
552 | * | |
1da177e4 LT |
553 | * Emulators may wish to make use of the following registers: |
554 | * r0 = instruction opcode. | |
555 | * r2 = PC+4 | |
db6ccbb6 | 556 | * r9 = normal "successful" return address |
1da177e4 | 557 | * r10 = this threads thread_info structure. |
db6ccbb6 | 558 | * lr = unrecognised instruction return address |
1da177e4 | 559 | */ |
cb170a45 PB |
560 | @ |
561 | @ Fall-through from Thumb-2 __und_usr | |
562 | @ | |
563 | #ifdef CONFIG_NEON | |
564 | adr r6, .LCneon_thumb_opcodes | |
565 | b 2f | |
566 | #endif | |
1da177e4 | 567 | call_fpe: |
b5872db4 | 568 | #ifdef CONFIG_NEON |
cb170a45 | 569 | adr r6, .LCneon_arm_opcodes |
b5872db4 CM |
570 | 2: |
571 | ldr r7, [r6], #4 @ mask value | |
572 | cmp r7, #0 @ end mask? | |
573 | beq 1f | |
574 | and r8, r0, r7 | |
575 | ldr r7, [r6], #4 @ opcode bits matching in mask | |
576 | cmp r8, r7 @ NEON instruction? | |
577 | bne 2b | |
578 | get_thread_info r10 | |
579 | mov r7, #1 | |
580 | strb r7, [r10, #TI_USED_CP + 10] @ mark CP#10 as used | |
581 | strb r7, [r10, #TI_USED_CP + 11] @ mark CP#11 as used | |
582 | b do_vfp @ let VFP handler handle this | |
583 | 1: | |
584 | #endif | |
1da177e4 | 585 | tst r0, #0x08000000 @ only CDP/CPRT/LDC/STC have bit 27 |
cb170a45 | 586 | tstne r0, #0x04000000 @ bit 26 set on both ARM and Thumb-2 |
1da177e4 LT |
587 | #if defined(CONFIG_CPU_ARM610) || defined(CONFIG_CPU_ARM710) |
588 | and r8, r0, #0x0f000000 @ mask out op-code bits | |
589 | teqne r8, #0x0f000000 @ SWI (ARM6/7 bug)? | |
590 | #endif | |
591 | moveq pc, lr | |
592 | get_thread_info r10 @ get current thread | |
593 | and r8, r0, #0x00000f00 @ mask out CP number | |
b86040a5 | 594 | THUMB( lsr r8, r8, #8 ) |
1da177e4 LT |
595 | mov r7, #1 |
596 | add r6, r10, #TI_USED_CP | |
b86040a5 CM |
597 | ARM( strb r7, [r6, r8, lsr #8] ) @ set appropriate used_cp[] |
598 | THUMB( strb r7, [r6, r8] ) @ set appropriate used_cp[] | |
1da177e4 LT |
599 | #ifdef CONFIG_IWMMXT |
600 | @ Test if we need to give access to iWMMXt coprocessors | |
601 | ldr r5, [r10, #TI_FLAGS] | |
602 | rsbs r7, r8, #(1 << 8) @ CP 0 or 1 only | |
603 | movcss r7, r5, lsr #(TIF_USING_IWMMXT + 1) | |
604 | bcs iwmmxt_task_enable | |
605 | #endif | |
b86040a5 CM |
606 | ARM( add pc, pc, r8, lsr #6 ) |
607 | THUMB( lsl r8, r8, #2 ) | |
608 | THUMB( add pc, r8 ) | |
609 | nop | |
610 | ||
a771fe6e | 611 | movw_pc lr @ CP#0 |
b86040a5 CM |
612 | W(b) do_fpe @ CP#1 (FPE) |
613 | W(b) do_fpe @ CP#2 (FPE) | |
a771fe6e | 614 | movw_pc lr @ CP#3 |
c17fad11 LB |
615 | #ifdef CONFIG_CRUNCH |
616 | b crunch_task_enable @ CP#4 (MaverickCrunch) | |
617 | b crunch_task_enable @ CP#5 (MaverickCrunch) | |
618 | b crunch_task_enable @ CP#6 (MaverickCrunch) | |
619 | #else | |
a771fe6e CM |
620 | movw_pc lr @ CP#4 |
621 | movw_pc lr @ CP#5 | |
622 | movw_pc lr @ CP#6 | |
c17fad11 | 623 | #endif |
a771fe6e CM |
624 | movw_pc lr @ CP#7 |
625 | movw_pc lr @ CP#8 | |
626 | movw_pc lr @ CP#9 | |
1da177e4 | 627 | #ifdef CONFIG_VFP |
b86040a5 CM |
628 | W(b) do_vfp @ CP#10 (VFP) |
629 | W(b) do_vfp @ CP#11 (VFP) | |
1da177e4 | 630 | #else |
a771fe6e CM |
631 | movw_pc lr @ CP#10 (VFP) |
632 | movw_pc lr @ CP#11 (VFP) | |
1da177e4 | 633 | #endif |
a771fe6e CM |
634 | movw_pc lr @ CP#12 |
635 | movw_pc lr @ CP#13 | |
636 | movw_pc lr @ CP#14 (Debug) | |
637 | movw_pc lr @ CP#15 (Control) | |
1da177e4 | 638 | |
b5872db4 CM |
639 | #ifdef CONFIG_NEON |
640 | .align 6 | |
641 | ||
cb170a45 | 642 | .LCneon_arm_opcodes: |
b5872db4 CM |
643 | .word 0xfe000000 @ mask |
644 | .word 0xf2000000 @ opcode | |
645 | ||
646 | .word 0xff100000 @ mask | |
647 | .word 0xf4000000 @ opcode | |
648 | ||
cb170a45 PB |
649 | .word 0x00000000 @ mask |
650 | .word 0x00000000 @ opcode | |
651 | ||
652 | .LCneon_thumb_opcodes: | |
653 | .word 0xef000000 @ mask | |
654 | .word 0xef000000 @ opcode | |
655 | ||
656 | .word 0xff100000 @ mask | |
657 | .word 0xf9000000 @ opcode | |
658 | ||
b5872db4 CM |
659 | .word 0x00000000 @ mask |
660 | .word 0x00000000 @ opcode | |
661 | #endif | |
662 | ||
1da177e4 | 663 | do_fpe: |
5d25ac03 | 664 | enable_irq |
1da177e4 LT |
665 | ldr r4, .LCfp |
666 | add r10, r10, #TI_FPSTATE @ r10 = workspace | |
667 | ldr pc, [r4] @ Call FP module USR entry point | |
668 | ||
669 | /* | |
670 | * The FP module is called with these registers set: | |
671 | * r0 = instruction | |
672 | * r2 = PC+4 | |
673 | * r9 = normal "successful" return address | |
674 | * r10 = FP workspace | |
675 | * lr = unrecognised FP instruction return address | |
676 | */ | |
677 | ||
124efc27 | 678 | .pushsection .data |
1da177e4 | 679 | ENTRY(fp_enter) |
db6ccbb6 | 680 | .word no_fp |
124efc27 | 681 | .popsection |
1da177e4 | 682 | |
83e686ea CM |
683 | ENTRY(no_fp) |
684 | mov pc, lr | |
685 | ENDPROC(no_fp) | |
db6ccbb6 RK |
686 | |
687 | __und_usr_unknown: | |
ecbab71c | 688 | enable_irq |
1da177e4 | 689 | mov r0, sp |
b86040a5 | 690 | adr lr, BSYM(ret_from_exception) |
1da177e4 | 691 | b do_undefinstr |
93ed3970 | 692 | ENDPROC(__und_usr_unknown) |
1da177e4 LT |
693 | |
694 | .align 5 | |
695 | __pabt_usr: | |
ccea7a19 | 696 | usr_entry |
1da177e4 | 697 | |
48d7927b | 698 | mov r0, r2 @ pass address of aborted instruction. |
4fb28474 | 699 | #ifdef MULTI_PABORT |
48d7927b PB |
700 | ldr r4, .LCprocfns |
701 | mov lr, pc | |
702 | ldr pc, [r4, #PROCESSOR_PABT_FUNC] | |
703 | #else | |
4fb28474 | 704 | bl CPU_PABORT_HANDLER |
48d7927b | 705 | #endif |
1ec42c0c | 706 | enable_irq @ Enable interrupts |
4fb28474 | 707 | mov r2, sp @ regs |
1da177e4 | 708 | bl do_PrefetchAbort @ call abort handler |
c4c5716e | 709 | UNWIND(.fnend ) |
1da177e4 LT |
710 | /* fall through */ |
711 | /* | |
712 | * This is the return code to user mode for abort handlers | |
713 | */ | |
714 | ENTRY(ret_from_exception) | |
c4c5716e CM |
715 | UNWIND(.fnstart ) |
716 | UNWIND(.cantunwind ) | |
1da177e4 LT |
717 | get_thread_info tsk |
718 | mov why, #0 | |
719 | b ret_to_user | |
c4c5716e | 720 | UNWIND(.fnend ) |
93ed3970 CM |
721 | ENDPROC(__pabt_usr) |
722 | ENDPROC(ret_from_exception) | |
1da177e4 LT |
723 | |
724 | /* | |
725 | * Register switch for ARMv3 and ARMv4 processors | |
726 | * r0 = previous task_struct, r1 = previous thread_info, r2 = next thread_info | |
727 | * previous and next are guaranteed not to be the same. | |
728 | */ | |
729 | ENTRY(__switch_to) | |
c4c5716e CM |
730 | UNWIND(.fnstart ) |
731 | UNWIND(.cantunwind ) | |
1da177e4 LT |
732 | add ip, r1, #TI_CPU_SAVE |
733 | ldr r3, [r2, #TI_TP_VALUE] | |
b86040a5 CM |
734 | ARM( stmia ip!, {r4 - sl, fp, sp, lr} ) @ Store most regs on stack |
735 | THUMB( stmia ip!, {r4 - sl, fp} ) @ Store most regs on stack | |
736 | THUMB( str sp, [ip], #4 ) | |
737 | THUMB( str lr, [ip], #4 ) | |
d6551e88 RK |
738 | #ifdef CONFIG_MMU |
739 | ldr r6, [r2, #TI_CPU_DOMAIN] | |
afeb90ca | 740 | #endif |
f159f4ed | 741 | set_tls r3, r4, r5 |
df0698be NP |
742 | #if defined(CONFIG_CC_STACKPROTECTOR) && !defined(CONFIG_SMP) |
743 | ldr r7, [r2, #TI_TASK] | |
744 | ldr r8, =__stack_chk_guard | |
745 | ldr r7, [r7, #TSK_STACK_CANARY] | |
746 | #endif | |
afeb90ca | 747 | #ifdef CONFIG_MMU |
1da177e4 | 748 | mcr p15, 0, r6, c3, c0, 0 @ Set domain register |
1da177e4 | 749 | #endif |
d6551e88 RK |
750 | mov r5, r0 |
751 | add r4, r2, #TI_CPU_SAVE | |
752 | ldr r0, =thread_notify_head | |
753 | mov r1, #THREAD_NOTIFY_SWITCH | |
754 | bl atomic_notifier_call_chain | |
df0698be NP |
755 | #if defined(CONFIG_CC_STACKPROTECTOR) && !defined(CONFIG_SMP) |
756 | str r7, [r8] | |
757 | #endif | |
b86040a5 | 758 | THUMB( mov ip, r4 ) |
d6551e88 | 759 | mov r0, r5 |
b86040a5 CM |
760 | ARM( ldmia r4, {r4 - sl, fp, sp, pc} ) @ Load all regs saved previously |
761 | THUMB( ldmia ip!, {r4 - sl, fp} ) @ Load all regs saved previously | |
762 | THUMB( ldr sp, [ip], #4 ) | |
763 | THUMB( ldr pc, [ip] ) | |
c4c5716e | 764 | UNWIND(.fnend ) |
93ed3970 | 765 | ENDPROC(__switch_to) |
1da177e4 LT |
766 | |
767 | __INIT | |
2d2669b6 NP |
768 | |
769 | /* | |
770 | * User helpers. | |
771 | * | |
772 | * These are segment of kernel provided user code reachable from user space | |
773 | * at a fixed address in kernel memory. This is used to provide user space | |
774 | * with some operations which require kernel help because of unimplemented | |
775 | * native feature and/or instructions in many ARM CPUs. The idea is for | |
776 | * this code to be executed directly in user mode for best efficiency but | |
777 | * which is too intimate with the kernel counter part to be left to user | |
778 | * libraries. In fact this code might even differ from one CPU to another | |
779 | * depending on the available instruction set and restrictions like on | |
780 | * SMP systems. In other words, the kernel reserves the right to change | |
781 | * this code as needed without warning. Only the entry points and their | |
782 | * results are guaranteed to be stable. | |
783 | * | |
784 | * Each segment is 32-byte aligned and will be moved to the top of the high | |
785 | * vector page. New segments (if ever needed) must be added in front of | |
786 | * existing ones. This mechanism should be used only for things that are | |
787 | * really small and justified, and not be abused freely. | |
788 | * | |
789 | * User space is expected to implement those things inline when optimizing | |
790 | * for a processor that has the necessary native support, but only if such | |
791 | * resulting binaries are already to be incompatible with earlier ARM | |
792 | * processors due to the use of unsupported instructions other than what | |
793 | * is provided here. In other words don't make binaries unable to run on | |
794 | * earlier processors just for the sake of not using these kernel helpers | |
795 | * if your compiled code is not going to use the new instructions for other | |
796 | * purpose. | |
797 | */ | |
b86040a5 | 798 | THUMB( .arm ) |
2d2669b6 | 799 | |
ba9b5d76 NP |
800 | .macro usr_ret, reg |
801 | #ifdef CONFIG_ARM_THUMB | |
802 | bx \reg | |
803 | #else | |
804 | mov pc, \reg | |
805 | #endif | |
806 | .endm | |
807 | ||
2d2669b6 NP |
808 | .align 5 |
809 | .globl __kuser_helper_start | |
810 | __kuser_helper_start: | |
811 | ||
7c612bfd NP |
812 | /* |
813 | * Reference prototype: | |
814 | * | |
815 | * void __kernel_memory_barrier(void) | |
816 | * | |
817 | * Input: | |
818 | * | |
819 | * lr = return address | |
820 | * | |
821 | * Output: | |
822 | * | |
823 | * none | |
824 | * | |
825 | * Clobbered: | |
826 | * | |
b49c0f24 | 827 | * none |
7c612bfd NP |
828 | * |
829 | * Definition and user space usage example: | |
830 | * | |
831 | * typedef void (__kernel_dmb_t)(void); | |
832 | * #define __kernel_dmb (*(__kernel_dmb_t *)0xffff0fa0) | |
833 | * | |
834 | * Apply any needed memory barrier to preserve consistency with data modified | |
835 | * manually and __kuser_cmpxchg usage. | |
836 | * | |
837 | * This could be used as follows: | |
838 | * | |
839 | * #define __kernel_dmb() \ | |
840 | * asm volatile ( "mov r0, #0xffff0fff; mov lr, pc; sub pc, r0, #95" \ | |
6896eec0 | 841 | * : : : "r0", "lr","cc" ) |
7c612bfd NP |
842 | */ |
843 | ||
844 | __kuser_memory_barrier: @ 0xffff0fa0 | |
bac4e960 | 845 | smp_dmb |
ba9b5d76 | 846 | usr_ret lr |
7c612bfd NP |
847 | |
848 | .align 5 | |
849 | ||
2d2669b6 NP |
850 | /* |
851 | * Reference prototype: | |
852 | * | |
853 | * int __kernel_cmpxchg(int oldval, int newval, int *ptr) | |
854 | * | |
855 | * Input: | |
856 | * | |
857 | * r0 = oldval | |
858 | * r1 = newval | |
859 | * r2 = ptr | |
860 | * lr = return address | |
861 | * | |
862 | * Output: | |
863 | * | |
864 | * r0 = returned value (zero or non-zero) | |
865 | * C flag = set if r0 == 0, clear if r0 != 0 | |
866 | * | |
867 | * Clobbered: | |
868 | * | |
869 | * r3, ip, flags | |
870 | * | |
871 | * Definition and user space usage example: | |
872 | * | |
873 | * typedef int (__kernel_cmpxchg_t)(int oldval, int newval, int *ptr); | |
874 | * #define __kernel_cmpxchg (*(__kernel_cmpxchg_t *)0xffff0fc0) | |
875 | * | |
876 | * Atomically store newval in *ptr if *ptr is equal to oldval for user space. | |
877 | * Return zero if *ptr was changed or non-zero if no exchange happened. | |
878 | * The C flag is also set if *ptr was changed to allow for assembly | |
879 | * optimization in the calling code. | |
880 | * | |
5964eae8 NP |
881 | * Notes: |
882 | * | |
883 | * - This routine already includes memory barriers as needed. | |
884 | * | |
2d2669b6 NP |
885 | * For example, a user space atomic_add implementation could look like this: |
886 | * | |
887 | * #define atomic_add(ptr, val) \ | |
888 | * ({ register unsigned int *__ptr asm("r2") = (ptr); \ | |
889 | * register unsigned int __result asm("r1"); \ | |
890 | * asm volatile ( \ | |
891 | * "1: @ atomic_add\n\t" \ | |
892 | * "ldr r0, [r2]\n\t" \ | |
893 | * "mov r3, #0xffff0fff\n\t" \ | |
894 | * "add lr, pc, #4\n\t" \ | |
895 | * "add r1, r0, %2\n\t" \ | |
896 | * "add pc, r3, #(0xffff0fc0 - 0xffff0fff)\n\t" \ | |
897 | * "bcc 1b" \ | |
898 | * : "=&r" (__result) \ | |
899 | * : "r" (__ptr), "rIL" (val) \ | |
900 | * : "r0","r3","ip","lr","cc","memory" ); \ | |
901 | * __result; }) | |
902 | */ | |
903 | ||
904 | __kuser_cmpxchg: @ 0xffff0fc0 | |
905 | ||
dcef1f63 | 906 | #if defined(CONFIG_NEEDS_SYSCALL_FOR_CMPXCHG) |
2d2669b6 | 907 | |
dcef1f63 NP |
908 | /* |
909 | * Poor you. No fast solution possible... | |
910 | * The kernel itself must perform the operation. | |
911 | * A special ghost syscall is used for that (see traps.c). | |
912 | */ | |
5e097445 | 913 | stmfd sp!, {r7, lr} |
cc20d429 RK |
914 | ldr r7, =1f @ it's 20 bits |
915 | swi __ARM_NR_cmpxchg | |
5e097445 | 916 | ldmfd sp!, {r7, pc} |
cc20d429 | 917 | 1: .word __ARM_NR_cmpxchg |
dcef1f63 NP |
918 | |
919 | #elif __LINUX_ARM_ARCH__ < 6 | |
2d2669b6 | 920 | |
b49c0f24 NP |
921 | #ifdef CONFIG_MMU |
922 | ||
2d2669b6 | 923 | /* |
b49c0f24 NP |
924 | * The only thing that can break atomicity in this cmpxchg |
925 | * implementation is either an IRQ or a data abort exception | |
926 | * causing another process/thread to be scheduled in the middle | |
927 | * of the critical sequence. To prevent this, code is added to | |
928 | * the IRQ and data abort exception handlers to set the pc back | |
929 | * to the beginning of the critical section if it is found to be | |
930 | * within that critical section (see kuser_cmpxchg_fixup). | |
2d2669b6 | 931 | */ |
b49c0f24 NP |
932 | 1: ldr r3, [r2] @ load current val |
933 | subs r3, r3, r0 @ compare with oldval | |
934 | 2: streq r1, [r2] @ store newval if eq | |
935 | rsbs r0, r3, #0 @ set return val and C flag | |
936 | usr_ret lr | |
937 | ||
938 | .text | |
939 | kuser_cmpxchg_fixup: | |
940 | @ Called from kuser_cmpxchg_check macro. | |
941 | @ r2 = address of interrupted insn (must be preserved). | |
942 | @ sp = saved regs. r7 and r8 are clobbered. | |
943 | @ 1b = first critical insn, 2b = last critical insn. | |
944 | @ If r2 >= 1b and r2 <= 2b then saved pc_usr is set to 1b. | |
945 | mov r7, #0xffff0fff | |
946 | sub r7, r7, #(0xffff0fff - (0xffff0fc0 + (1b - __kuser_cmpxchg))) | |
947 | subs r8, r2, r7 | |
948 | rsbcss r8, r8, #(2b - 1b) | |
949 | strcs r7, [sp, #S_PC] | |
950 | mov pc, lr | |
951 | .previous | |
952 | ||
49bca4c2 NP |
953 | #else |
954 | #warning "NPTL on non MMU needs fixing" | |
955 | mov r0, #-1 | |
956 | adds r0, r0, #0 | |
ba9b5d76 | 957 | usr_ret lr |
b49c0f24 | 958 | #endif |
2d2669b6 NP |
959 | |
960 | #else | |
961 | ||
7511bce4 | 962 | smp_dmb |
b49c0f24 | 963 | 1: ldrex r3, [r2] |
2d2669b6 NP |
964 | subs r3, r3, r0 |
965 | strexeq r3, r1, [r2] | |
b49c0f24 NP |
966 | teqeq r3, #1 |
967 | beq 1b | |
2d2669b6 | 968 | rsbs r0, r3, #0 |
b49c0f24 | 969 | /* beware -- each __kuser slot must be 8 instructions max */ |
f00ec48f RK |
970 | ALT_SMP(b __kuser_memory_barrier) |
971 | ALT_UP(usr_ret lr) | |
2d2669b6 NP |
972 | |
973 | #endif | |
974 | ||
975 | .align 5 | |
976 | ||
977 | /* | |
978 | * Reference prototype: | |
979 | * | |
980 | * int __kernel_get_tls(void) | |
981 | * | |
982 | * Input: | |
983 | * | |
984 | * lr = return address | |
985 | * | |
986 | * Output: | |
987 | * | |
988 | * r0 = TLS value | |
989 | * | |
990 | * Clobbered: | |
991 | * | |
b49c0f24 | 992 | * none |
2d2669b6 NP |
993 | * |
994 | * Definition and user space usage example: | |
995 | * | |
996 | * typedef int (__kernel_get_tls_t)(void); | |
997 | * #define __kernel_get_tls (*(__kernel_get_tls_t *)0xffff0fe0) | |
998 | * | |
999 | * Get the TLS value as previously set via the __ARM_NR_set_tls syscall. | |
1000 | * | |
1001 | * This could be used as follows: | |
1002 | * | |
1003 | * #define __kernel_get_tls() \ | |
1004 | * ({ register unsigned int __val asm("r0"); \ | |
1005 | * asm( "mov r0, #0xffff0fff; mov lr, pc; sub pc, r0, #31" \ | |
1006 | * : "=r" (__val) : : "lr","cc" ); \ | |
1007 | * __val; }) | |
1008 | */ | |
1009 | ||
1010 | __kuser_get_tls: @ 0xffff0fe0 | |
f159f4ed | 1011 | ldr r0, [pc, #(16 - 8)] @ read TLS, set in kuser_get_tls_init |
ba9b5d76 | 1012 | usr_ret lr |
f159f4ed TL |
1013 | mrc p15, 0, r0, c13, c0, 3 @ 0xffff0fe8 hardware TLS code |
1014 | .rep 4 | |
1015 | .word 0 @ 0xffff0ff0 software TLS value, then | |
1016 | .endr @ pad up to __kuser_helper_version | |
2d2669b6 NP |
1017 | |
1018 | /* | |
1019 | * Reference declaration: | |
1020 | * | |
1021 | * extern unsigned int __kernel_helper_version; | |
1022 | * | |
1023 | * Definition and user space usage example: | |
1024 | * | |
1025 | * #define __kernel_helper_version (*(unsigned int *)0xffff0ffc) | |
1026 | * | |
1027 | * User space may read this to determine the curent number of helpers | |
1028 | * available. | |
1029 | */ | |
1030 | ||
1031 | __kuser_helper_version: @ 0xffff0ffc | |
1032 | .word ((__kuser_helper_end - __kuser_helper_start) >> 5) | |
1033 | ||
1034 | .globl __kuser_helper_end | |
1035 | __kuser_helper_end: | |
1036 | ||
b86040a5 | 1037 | THUMB( .thumb ) |
2d2669b6 | 1038 | |
1da177e4 LT |
1039 | /* |
1040 | * Vector stubs. | |
1041 | * | |
7933523d RK |
1042 | * This code is copied to 0xffff0200 so we can use branches in the |
1043 | * vectors, rather than ldr's. Note that this code must not | |
1044 | * exceed 0x300 bytes. | |
1da177e4 LT |
1045 | * |
1046 | * Common stub entry macro: | |
1047 | * Enter in IRQ mode, spsr = SVC/USR CPSR, lr = SVC/USR PC | |
ccea7a19 RK |
1048 | * |
1049 | * SP points to a minimal amount of processor-private memory, the address | |
1050 | * of which is copied into r0 for the mode specific abort handler. | |
1da177e4 | 1051 | */ |
b7ec4795 | 1052 | .macro vector_stub, name, mode, correction=0 |
1da177e4 LT |
1053 | .align 5 |
1054 | ||
1055 | vector_\name: | |
1da177e4 LT |
1056 | .if \correction |
1057 | sub lr, lr, #\correction | |
1058 | .endif | |
ccea7a19 RK |
1059 | |
1060 | @ | |
1061 | @ Save r0, lr_<exception> (parent PC) and spsr_<exception> | |
1062 | @ (parent CPSR) | |
1063 | @ | |
1064 | stmia sp, {r0, lr} @ save r0, lr | |
1da177e4 | 1065 | mrs lr, spsr |
ccea7a19 RK |
1066 | str lr, [sp, #8] @ save spsr |
1067 | ||
1da177e4 | 1068 | @ |
ccea7a19 | 1069 | @ Prepare for SVC32 mode. IRQs remain disabled. |
1da177e4 | 1070 | @ |
ccea7a19 | 1071 | mrs r0, cpsr |
b86040a5 | 1072 | eor r0, r0, #(\mode ^ SVC_MODE | PSR_ISETSTATE) |
ccea7a19 | 1073 | msr spsr_cxsf, r0 |
1da177e4 | 1074 | |
ccea7a19 RK |
1075 | @ |
1076 | @ the branch table must immediately follow this code | |
1077 | @ | |
ccea7a19 | 1078 | and lr, lr, #0x0f |
b86040a5 CM |
1079 | THUMB( adr r0, 1f ) |
1080 | THUMB( ldr lr, [r0, lr, lsl #2] ) | |
b7ec4795 | 1081 | mov r0, sp |
b86040a5 | 1082 | ARM( ldr lr, [pc, lr, lsl #2] ) |
ccea7a19 | 1083 | movs pc, lr @ branch to handler in SVC mode |
93ed3970 | 1084 | ENDPROC(vector_\name) |
88987ef9 CM |
1085 | |
1086 | .align 2 | |
1087 | @ handler addresses follow this label | |
1088 | 1: | |
1da177e4 LT |
1089 | .endm |
1090 | ||
7933523d | 1091 | .globl __stubs_start |
1da177e4 LT |
1092 | __stubs_start: |
1093 | /* | |
1094 | * Interrupt dispatcher | |
1095 | */ | |
b7ec4795 | 1096 | vector_stub irq, IRQ_MODE, 4 |
1da177e4 LT |
1097 | |
1098 | .long __irq_usr @ 0 (USR_26 / USR_32) | |
1099 | .long __irq_invalid @ 1 (FIQ_26 / FIQ_32) | |
1100 | .long __irq_invalid @ 2 (IRQ_26 / IRQ_32) | |
1101 | .long __irq_svc @ 3 (SVC_26 / SVC_32) | |
1102 | .long __irq_invalid @ 4 | |
1103 | .long __irq_invalid @ 5 | |
1104 | .long __irq_invalid @ 6 | |
1105 | .long __irq_invalid @ 7 | |
1106 | .long __irq_invalid @ 8 | |
1107 | .long __irq_invalid @ 9 | |
1108 | .long __irq_invalid @ a | |
1109 | .long __irq_invalid @ b | |
1110 | .long __irq_invalid @ c | |
1111 | .long __irq_invalid @ d | |
1112 | .long __irq_invalid @ e | |
1113 | .long __irq_invalid @ f | |
1114 | ||
1115 | /* | |
1116 | * Data abort dispatcher | |
1117 | * Enter in ABT mode, spsr = USR CPSR, lr = USR PC | |
1118 | */ | |
b7ec4795 | 1119 | vector_stub dabt, ABT_MODE, 8 |
1da177e4 LT |
1120 | |
1121 | .long __dabt_usr @ 0 (USR_26 / USR_32) | |
1122 | .long __dabt_invalid @ 1 (FIQ_26 / FIQ_32) | |
1123 | .long __dabt_invalid @ 2 (IRQ_26 / IRQ_32) | |
1124 | .long __dabt_svc @ 3 (SVC_26 / SVC_32) | |
1125 | .long __dabt_invalid @ 4 | |
1126 | .long __dabt_invalid @ 5 | |
1127 | .long __dabt_invalid @ 6 | |
1128 | .long __dabt_invalid @ 7 | |
1129 | .long __dabt_invalid @ 8 | |
1130 | .long __dabt_invalid @ 9 | |
1131 | .long __dabt_invalid @ a | |
1132 | .long __dabt_invalid @ b | |
1133 | .long __dabt_invalid @ c | |
1134 | .long __dabt_invalid @ d | |
1135 | .long __dabt_invalid @ e | |
1136 | .long __dabt_invalid @ f | |
1137 | ||
1138 | /* | |
1139 | * Prefetch abort dispatcher | |
1140 | * Enter in ABT mode, spsr = USR CPSR, lr = USR PC | |
1141 | */ | |
b7ec4795 | 1142 | vector_stub pabt, ABT_MODE, 4 |
1da177e4 LT |
1143 | |
1144 | .long __pabt_usr @ 0 (USR_26 / USR_32) | |
1145 | .long __pabt_invalid @ 1 (FIQ_26 / FIQ_32) | |
1146 | .long __pabt_invalid @ 2 (IRQ_26 / IRQ_32) | |
1147 | .long __pabt_svc @ 3 (SVC_26 / SVC_32) | |
1148 | .long __pabt_invalid @ 4 | |
1149 | .long __pabt_invalid @ 5 | |
1150 | .long __pabt_invalid @ 6 | |
1151 | .long __pabt_invalid @ 7 | |
1152 | .long __pabt_invalid @ 8 | |
1153 | .long __pabt_invalid @ 9 | |
1154 | .long __pabt_invalid @ a | |
1155 | .long __pabt_invalid @ b | |
1156 | .long __pabt_invalid @ c | |
1157 | .long __pabt_invalid @ d | |
1158 | .long __pabt_invalid @ e | |
1159 | .long __pabt_invalid @ f | |
1160 | ||
1161 | /* | |
1162 | * Undef instr entry dispatcher | |
1163 | * Enter in UND mode, spsr = SVC/USR CPSR, lr = SVC/USR PC | |
1164 | */ | |
b7ec4795 | 1165 | vector_stub und, UND_MODE |
1da177e4 LT |
1166 | |
1167 | .long __und_usr @ 0 (USR_26 / USR_32) | |
1168 | .long __und_invalid @ 1 (FIQ_26 / FIQ_32) | |
1169 | .long __und_invalid @ 2 (IRQ_26 / IRQ_32) | |
1170 | .long __und_svc @ 3 (SVC_26 / SVC_32) | |
1171 | .long __und_invalid @ 4 | |
1172 | .long __und_invalid @ 5 | |
1173 | .long __und_invalid @ 6 | |
1174 | .long __und_invalid @ 7 | |
1175 | .long __und_invalid @ 8 | |
1176 | .long __und_invalid @ 9 | |
1177 | .long __und_invalid @ a | |
1178 | .long __und_invalid @ b | |
1179 | .long __und_invalid @ c | |
1180 | .long __und_invalid @ d | |
1181 | .long __und_invalid @ e | |
1182 | .long __und_invalid @ f | |
1183 | ||
1184 | .align 5 | |
1185 | ||
1186 | /*============================================================================= | |
1187 | * Undefined FIQs | |
1188 | *----------------------------------------------------------------------------- | |
1189 | * Enter in FIQ mode, spsr = ANY CPSR, lr = ANY PC | |
1190 | * MUST PRESERVE SVC SPSR, but need to switch to SVC mode to show our msg. | |
1191 | * Basically to switch modes, we *HAVE* to clobber one register... brain | |
1192 | * damage alert! I don't think that we can execute any code in here in any | |
1193 | * other mode than FIQ... Ok you can switch to another mode, but you can't | |
1194 | * get out of that mode without clobbering one register. | |
1195 | */ | |
1196 | vector_fiq: | |
1197 | disable_fiq | |
1198 | subs pc, lr, #4 | |
1199 | ||
1200 | /*============================================================================= | |
1201 | * Address exception handler | |
1202 | *----------------------------------------------------------------------------- | |
1203 | * These aren't too critical. | |
1204 | * (they're not supposed to happen, and won't happen in 32-bit data mode). | |
1205 | */ | |
1206 | ||
1207 | vector_addrexcptn: | |
1208 | b vector_addrexcptn | |
1209 | ||
1210 | /* | |
1211 | * We group all the following data together to optimise | |
1212 | * for CPUs with separate I & D caches. | |
1213 | */ | |
1214 | .align 5 | |
1215 | ||
1216 | .LCvswi: | |
1217 | .word vector_swi | |
1218 | ||
7933523d | 1219 | .globl __stubs_end |
1da177e4 LT |
1220 | __stubs_end: |
1221 | ||
7933523d | 1222 | .equ stubs_offset, __vectors_start + 0x200 - __stubs_start |
1da177e4 | 1223 | |
7933523d RK |
1224 | .globl __vectors_start |
1225 | __vectors_start: | |
b86040a5 CM |
1226 | ARM( swi SYS_ERROR0 ) |
1227 | THUMB( svc #0 ) | |
1228 | THUMB( nop ) | |
1229 | W(b) vector_und + stubs_offset | |
1230 | W(ldr) pc, .LCvswi + stubs_offset | |
1231 | W(b) vector_pabt + stubs_offset | |
1232 | W(b) vector_dabt + stubs_offset | |
1233 | W(b) vector_addrexcptn + stubs_offset | |
1234 | W(b) vector_irq + stubs_offset | |
1235 | W(b) vector_fiq + stubs_offset | |
7933523d RK |
1236 | |
1237 | .globl __vectors_end | |
1238 | __vectors_end: | |
1da177e4 LT |
1239 | |
1240 | .data | |
1241 | ||
1da177e4 LT |
1242 | .globl cr_alignment |
1243 | .globl cr_no_alignment | |
1244 | cr_alignment: | |
1245 | .space 4 | |
1246 | cr_no_alignment: | |
1247 | .space 4 |