ARM: add missing system_misc.h include to process.c
[deliverable/linux.git] / arch / arm / kernel / process.c
CommitLineData
1da177e4
LT
1/*
2 * linux/arch/arm/kernel/process.c
3 *
4 * Copyright (C) 1996-2000 Russell King - Converted to ARM.
5 * Original Copyright (C) 1995 Linus Torvalds
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 */
11#include <stdarg.h>
12
ecea4ab6 13#include <linux/export.h>
1da177e4
LT
14#include <linux/sched.h>
15#include <linux/kernel.h>
16#include <linux/mm.h>
17#include <linux/stddef.h>
18#include <linux/unistd.h>
1da177e4 19#include <linux/user.h>
1da177e4
LT
20#include <linux/delay.h>
21#include <linux/reboot.h>
22#include <linux/interrupt.h>
23#include <linux/kallsyms.h>
24#include <linux/init.h>
a054a811 25#include <linux/cpu.h>
84dff1a7 26#include <linux/elfcore.h>
74617fb6 27#include <linux/pm.h>
9e4559dd 28#include <linux/tick.h>
154c772e 29#include <linux/utsname.h>
33fa9b13 30#include <linux/uaccess.h>
990cb8ac 31#include <linux/random.h>
864232fa 32#include <linux/hw_breakpoint.h>
a0bfa137 33#include <linux/cpuidle.h>
fa8bbb13 34#include <linux/leds.h>
7b6d864b 35#include <linux/reboot.h>
1da177e4 36
9ca03a21 37#include <asm/cacheflush.h>
9ecb47de 38#include <asm/idmap.h>
1da177e4 39#include <asm/processor.h>
d6551e88 40#include <asm/thread_notify.h>
2d7c11bf 41#include <asm/stacktrace.h>
779dd959 42#include <asm/system_misc.h>
2ea83398 43#include <asm/mach/time.h>
a4780ade 44#include <asm/tls.h>
1da177e4 45
c743f380
NP
46#ifdef CONFIG_CC_STACKPROTECTOR
47#include <linux/stackprotector.h>
48unsigned long __stack_chk_guard __read_mostly;
49EXPORT_SYMBOL(__stack_chk_guard);
50#endif
51
ae0a846e
RK
52static const char *processor_modes[] = {
53 "USER_26", "FIQ_26" , "IRQ_26" , "SVC_26" , "UK4_26" , "UK5_26" , "UK6_26" , "UK7_26" ,
54 "UK8_26" , "UK9_26" , "UK10_26", "UK11_26", "UK12_26", "UK13_26", "UK14_26", "UK15_26",
55 "USER_32", "FIQ_32" , "IRQ_32" , "SVC_32" , "UK4_32" , "UK5_32" , "UK6_32" , "ABT_32" ,
56 "UK8_32" , "UK9_32" , "UK10_32", "UND_32" , "UK12_32", "UK13_32", "UK14_32", "SYS_32"
57};
58
909d6c6c
GD
59static const char *isa_modes[] = {
60 "ARM" , "Thumb" , "Jazelle", "ThumbEE"
61};
62
290130a1
WD
63extern void call_with_stack(void (*fn)(void *), void *arg, void *sp);
64typedef void (*phys_reset_t)(unsigned long);
65
66/*
67 * A temporary stack to use for CPU reset. This is static so that we
68 * don't clobber it with the identity mapping. When running with this
69 * stack, any references to the current task *will not work* so you
70 * should really do as little as possible before jumping to your reset
71 * code.
72 */
73static u64 soft_restart_stack[16];
74
75static void __soft_restart(void *addr)
74617fb6 76{
290130a1 77 phys_reset_t phys_reset;
74617fb6 78
290130a1 79 /* Take out a flat memory mapping. */
5aafec15 80 setup_mm_for_reboot();
74617fb6 81
9ca03a21
RK
82 /* Clean and invalidate caches */
83 flush_cache_all();
84
85 /* Turn off caching */
86 cpu_proc_fin();
87
88 /* Push out any further dirty data, and ensure cache is empty */
89 flush_cache_all();
90
290130a1
WD
91 /* Switch to the identity mapping. */
92 phys_reset = (phys_reset_t)(unsigned long)virt_to_phys(cpu_reset);
93 phys_reset((unsigned long)addr);
74617fb6 94
290130a1
WD
95 /* Should never get here. */
96 BUG();
97}
98
99void soft_restart(unsigned long addr)
100{
101 u64 *stack = soft_restart_stack + ARRAY_SIZE(soft_restart_stack);
102
103 /* Disable interrupts first */
104 local_irq_disable();
105 local_fiq_disable();
106
107 /* Disable the L2 if we're the last man standing. */
108 if (num_online_cpus() == 1)
109 outer_disable();
110
111 /* Change to the new stack and continue with the reset. */
112 call_with_stack(__soft_restart, (void *)addr, (void *)stack);
113
114 /* Should never get here. */
115 BUG();
e879c862
RK
116}
117
7b6d864b 118static void null_restart(enum reboot_mode reboot_mode, const char *cmd)
e879c862 119{
74617fb6
RP
120}
121
1da177e4 122/*
74617fb6 123 * Function pointers to optional machine specific functions
1da177e4 124 */
1da177e4
LT
125void (*pm_power_off)(void);
126EXPORT_SYMBOL(pm_power_off);
127
7b6d864b 128void (*arm_pm_restart)(enum reboot_mode reboot_mode, const char *cmd) = null_restart;
74617fb6
RP
129EXPORT_SYMBOL_GPL(arm_pm_restart);
130
1da177e4 131/*
4fa20439 132 * This is our default idle handler.
1da177e4 133 */
4fa20439
NP
134
135void (*arm_pm_idle)(void);
136
84dff1a7 137static void default_idle(void)
1da177e4 138{
4fa20439
NP
139 if (arm_pm_idle)
140 arm_pm_idle();
141 else
ae940913 142 cpu_do_idle();
9ccdac36 143 local_irq_enable();
1da177e4
LT
144}
145
f7b861b7 146void arch_cpu_idle_prepare(void)
1da177e4
LT
147{
148 local_fiq_enable();
f7b861b7 149}
1da177e4 150
f7b861b7
TG
151void arch_cpu_idle_enter(void)
152{
153 ledtrig_cpu(CPU_LED_IDLE_START);
154#ifdef CONFIG_PL310_ERRATA_769419
155 wmb();
a054a811 156#endif
f7b861b7 157}
a054a811 158
f7b861b7
TG
159void arch_cpu_idle_exit(void)
160{
161 ledtrig_cpu(CPU_LED_IDLE_END);
162}
163
164#ifdef CONFIG_HOTPLUG_CPU
165void arch_cpu_idle_dead(void)
166{
167 cpu_die();
168}
11ed0ba1 169#endif
f7b861b7
TG
170
171/*
172 * Called from the core idle loop.
173 */
174void arch_cpu_idle(void)
175{
176 if (cpuidle_idle_call())
177 default_idle();
1da177e4
LT
178}
179
19ab428f
SW
180/*
181 * Called by kexec, immediately prior to machine_kexec().
182 *
183 * This must completely disable all secondary CPUs; simply causing those CPUs
184 * to execute e.g. a RAM-based pin loop is not sufficient. This allows the
185 * kexec'd kernel to use any and all RAM as it sees fit, without having to
186 * avoid any code or data used by any SW CPU pin loop. The CPU hotplug
187 * functionality embodied in disable_nonboot_cpus() to achieve this.
188 */
3d3f78d7 189void machine_shutdown(void)
1da177e4 190{
19ab428f 191 disable_nonboot_cpus();
1da177e4
LT
192}
193
19ab428f
SW
194/*
195 * Halting simply requires that the secondary CPUs stop performing any
196 * activity (executing tasks, handling interrupts). smp_send_stop()
197 * achieves this.
198 */
3d3f78d7
RK
199void machine_halt(void)
200{
44424c34 201 local_irq_disable();
19ab428f
SW
202 smp_send_stop();
203
98bd8b96 204 local_irq_disable();
3d3f78d7
RK
205 while (1);
206}
1da177e4 207
19ab428f
SW
208/*
209 * Power-off simply requires that the secondary CPUs stop performing any
210 * activity (executing tasks, handling interrupts). smp_send_stop()
211 * achieves this. When the system power is turned off, it will take all CPUs
212 * with it.
213 */
1da177e4
LT
214void machine_power_off(void)
215{
44424c34 216 local_irq_disable();
19ab428f
SW
217 smp_send_stop();
218
1da177e4
LT
219 if (pm_power_off)
220 pm_power_off();
221}
222
19ab428f
SW
223/*
224 * Restart requires that the secondary CPUs stop performing any activity
225 * while the primary CPU resets the system. Systems with a single CPU can
226 * use soft_restart() as their machine descriptor's .restart hook, since that
227 * will cause the only available CPU to reset. Systems with multiple CPUs must
228 * provide a HW restart implementation, to ensure that all CPUs reset at once.
229 * This is required so that any code running after reset on the primary CPU
230 * doesn't have to co-ordinate with other CPUs to ensure they aren't still
231 * executing pre-reset code, and using RAM that the primary CPU's code wishes
232 * to use. Implementing such co-ordination would be essentially impossible.
233 */
be093beb 234void machine_restart(char *cmd)
1da177e4 235{
44424c34 236 local_irq_disable();
19ab428f 237 smp_send_stop();
ac15e00b 238
be093beb 239 arm_pm_restart(reboot_mode, cmd);
ac15e00b
RK
240
241 /* Give a grace period for failure to restart of 1s */
242 mdelay(1000);
243
244 /* Whoops - the platform was unable to reboot. Tell the user! */
245 printk("Reboot failed -- System halted\n");
98bd8b96 246 local_irq_disable();
ac15e00b 247 while (1);
1da177e4
LT
248}
249
652a12ef 250void __show_regs(struct pt_regs *regs)
1da177e4 251{
154c772e
RK
252 unsigned long flags;
253 char buf[64];
1da177e4 254
a43cb95d
TH
255 show_regs_print_info(KERN_DEFAULT);
256
1da177e4
LT
257 print_symbol("PC is at %s\n", instruction_pointer(regs));
258 print_symbol("LR is at %s\n", regs->ARM_lr);
154c772e 259 printk("pc : [<%08lx>] lr : [<%08lx>] psr: %08lx\n"
1da177e4 260 "sp : %08lx ip : %08lx fp : %08lx\n",
154c772e
RK
261 regs->ARM_pc, regs->ARM_lr, regs->ARM_cpsr,
262 regs->ARM_sp, regs->ARM_ip, regs->ARM_fp);
1da177e4
LT
263 printk("r10: %08lx r9 : %08lx r8 : %08lx\n",
264 regs->ARM_r10, regs->ARM_r9,
265 regs->ARM_r8);
266 printk("r7 : %08lx r6 : %08lx r5 : %08lx r4 : %08lx\n",
267 regs->ARM_r7, regs->ARM_r6,
268 regs->ARM_r5, regs->ARM_r4);
269 printk("r3 : %08lx r2 : %08lx r1 : %08lx r0 : %08lx\n",
270 regs->ARM_r3, regs->ARM_r2,
271 regs->ARM_r1, regs->ARM_r0);
154c772e
RK
272
273 flags = regs->ARM_cpsr;
274 buf[0] = flags & PSR_N_BIT ? 'N' : 'n';
275 buf[1] = flags & PSR_Z_BIT ? 'Z' : 'z';
276 buf[2] = flags & PSR_C_BIT ? 'C' : 'c';
277 buf[3] = flags & PSR_V_BIT ? 'V' : 'v';
278 buf[4] = '\0';
279
909d6c6c 280 printk("Flags: %s IRQs o%s FIQs o%s Mode %s ISA %s Segment %s\n",
154c772e 281 buf, interrupts_enabled(regs) ? "n" : "ff",
1da177e4
LT
282 fast_interrupts_enabled(regs) ? "n" : "ff",
283 processor_modes[processor_mode(regs)],
909d6c6c 284 isa_modes[isa_mode(regs)],
1da177e4 285 get_fs() == get_ds() ? "kernel" : "user");
154c772e 286#ifdef CONFIG_CPU_CP15
1da177e4 287 {
f12d0d7c 288 unsigned int ctrl;
154c772e
RK
289
290 buf[0] = '\0';
f12d0d7c 291#ifdef CONFIG_CPU_CP15_MMU
154c772e
RK
292 {
293 unsigned int transbase, dac;
294 asm("mrc p15, 0, %0, c2, c0\n\t"
295 "mrc p15, 0, %1, c3, c0\n"
296 : "=r" (transbase), "=r" (dac));
297 snprintf(buf, sizeof(buf), " Table: %08x DAC: %08x",
298 transbase, dac);
299 }
f12d0d7c 300#endif
154c772e
RK
301 asm("mrc p15, 0, %0, c1, c0\n" : "=r" (ctrl));
302
303 printk("Control: %08x%s\n", ctrl, buf);
304 }
f12d0d7c 305#endif
1da177e4
LT
306}
307
652a12ef
RK
308void show_regs(struct pt_regs * regs)
309{
310 printk("\n");
652a12ef 311 __show_regs(regs);
b380ab4f 312 dump_stack();
652a12ef
RK
313}
314
797245f5
RK
315ATOMIC_NOTIFIER_HEAD(thread_notify_head);
316
317EXPORT_SYMBOL_GPL(thread_notify_head);
318
1da177e4
LT
319/*
320 * Free current thread data structures etc..
321 */
322void exit_thread(void)
323{
797245f5 324 thread_notify(THREAD_NOTIFY_EXIT, current_thread_info());
1da177e4
LT
325}
326
1da177e4
LT
327void flush_thread(void)
328{
329 struct thread_info *thread = current_thread_info();
330 struct task_struct *tsk = current;
331
864232fa
WD
332 flush_ptrace_hw_breakpoint(tsk);
333
1da177e4
LT
334 memset(thread->used_cp, 0, sizeof(thread->used_cp));
335 memset(&tsk->thread.debug, 0, sizeof(struct debug_info));
d6551e88
RK
336 memset(&thread->fpstate, 0, sizeof(union fp_state));
337
338 thread_notify(THREAD_NOTIFY_FLUSH, thread);
1da177e4
LT
339}
340
341void release_thread(struct task_struct *dead_task)
342{
1da177e4
LT
343}
344
345asmlinkage void ret_from_fork(void) __asm__("ret_from_fork");
346
347int
6f2c55b8 348copy_thread(unsigned long clone_flags, unsigned long stack_start,
afa86fc4 349 unsigned long stk_sz, struct task_struct *p)
1da177e4 350{
815d5ec8
AV
351 struct thread_info *thread = task_thread_info(p);
352 struct pt_regs *childregs = task_pt_regs(p);
1da177e4 353
1da177e4 354 memset(&thread->cpu_context, 0, sizeof(struct cpu_context_save));
9e14f828 355
38a61b6b
AV
356 if (likely(!(p->flags & PF_KTHREAD))) {
357 *childregs = *current_pt_regs();
9e14f828 358 childregs->ARM_r0 = 0;
38a61b6b
AV
359 if (stack_start)
360 childregs->ARM_sp = stack_start;
9e14f828 361 } else {
9fff2fa0 362 memset(childregs, 0, sizeof(struct pt_regs));
9e14f828
AV
363 thread->cpu_context.r4 = stk_sz;
364 thread->cpu_context.r5 = stack_start;
9e14f828
AV
365 childregs->ARM_cpsr = SVC_MODE;
366 }
9fff2fa0 367 thread->cpu_context.pc = (unsigned long)ret_from_fork;
1da177e4 368 thread->cpu_context.sp = (unsigned long)childregs;
1da177e4 369
864232fa
WD
370 clear_ptrace_hw_breakpoint(p);
371
1da177e4 372 if (clone_flags & CLONE_SETTLS)
a4780ade
AH
373 thread->tp_value[0] = childregs->ARM_r3;
374 thread->tp_value[1] = get_tpuser();
1da177e4 375
2e82669a
CM
376 thread_notify(THREAD_NOTIFY_COPY, thread);
377
1da177e4
LT
378 return 0;
379}
380
cde3f860
AB
381/*
382 * Fill in the task's elfregs structure for a core dump.
383 */
384int dump_task_regs(struct task_struct *t, elf_gregset_t *elfregs)
385{
386 elf_core_copy_regs(elfregs, task_pt_regs(t));
387 return 1;
388}
389
1da177e4
LT
390/*
391 * fill in the fpe structure for a core dump...
392 */
393int dump_fpu (struct pt_regs *regs, struct user_fp *fp)
394{
395 struct thread_info *thread = current_thread_info();
396 int used_math = thread->used_cp[1] | thread->used_cp[2];
397
398 if (used_math)
399 memcpy(fp, &thread->fpstate.soft, sizeof (*fp));
400
401 return used_math != 0;
402}
403EXPORT_SYMBOL(dump_fpu);
404
1da177e4
LT
405unsigned long get_wchan(struct task_struct *p)
406{
2d7c11bf 407 struct stackframe frame;
1b15ec7a 408 unsigned long stack_page;
1da177e4
LT
409 int count = 0;
410 if (!p || p == current || p->state == TASK_RUNNING)
411 return 0;
412
2d7c11bf
CM
413 frame.fp = thread_saved_fp(p);
414 frame.sp = thread_saved_sp(p);
415 frame.lr = 0; /* recovered from the stack */
416 frame.pc = thread_saved_pc(p);
1b15ec7a 417 stack_page = (unsigned long)task_stack_page(p);
1da177e4 418 do {
1b15ec7a
KK
419 if (frame.sp < stack_page ||
420 frame.sp >= stack_page + THREAD_SIZE ||
421 unwind_frame(&frame) < 0)
1da177e4 422 return 0;
2d7c11bf
CM
423 if (!in_sched_functions(frame.pc))
424 return frame.pc;
1da177e4
LT
425 } while (count ++ < 16);
426 return 0;
427}
990cb8ac
NP
428
429unsigned long arch_randomize_brk(struct mm_struct *mm)
430{
431 unsigned long range_end = mm->brk + 0x02000000;
432 return randomize_range(mm->brk, range_end, 0) ? : mm->brk;
433}
ec706dab 434
6cde6d42 435#ifdef CONFIG_MMU
a5463cd3 436#ifdef CONFIG_KUSER_HELPERS
ec706dab
NP
437/*
438 * The vectors page is always readable from user space for the
48be69a0
RK
439 * atomic helpers. Insert it into the gate_vma so that it is visible
440 * through ptrace and /proc/<pid>/mem.
ec706dab 441 */
f6604efe
RK
442static struct vm_area_struct gate_vma = {
443 .vm_start = 0xffff0000,
444 .vm_end = 0xffff0000 + PAGE_SIZE,
445 .vm_flags = VM_READ | VM_EXEC | VM_MAYREAD | VM_MAYEXEC,
f6604efe 446};
ec706dab 447
f9d4861f 448static int __init gate_vma_init(void)
ec706dab 449{
f6604efe 450 gate_vma.vm_page_prot = PAGE_READONLY_EXEC;
f9d4861f
WD
451 return 0;
452}
453arch_initcall(gate_vma_init);
454
455struct vm_area_struct *get_gate_vma(struct mm_struct *mm)
456{
457 return &gate_vma;
458}
459
460int in_gate_area(struct mm_struct *mm, unsigned long addr)
461{
462 return (addr >= gate_vma.vm_start) && (addr < gate_vma.vm_end);
463}
464
465int in_gate_area_no_mm(unsigned long addr)
466{
467 return in_gate_area(NULL, addr);
ec706dab 468}
1d0bbf42 469#define is_gate_vma(vma) ((vma) == &gate_vma)
a5463cd3
RK
470#else
471#define is_gate_vma(vma) 0
472#endif
ec706dab
NP
473
474const char *arch_vma_name(struct vm_area_struct *vma)
475{
a5463cd3 476 return is_gate_vma(vma) ? "[vectors]" :
48be69a0
RK
477 (vma->vm_mm && vma->vm_start == vma->vm_mm->context.sigpage) ?
478 "[sigpage]" : NULL;
479}
480
e0d40756 481static struct page *signal_page;
48be69a0
RK
482extern struct page *get_signal_page(void);
483
484int arch_setup_additional_pages(struct linux_binprm *bprm, int uses_interp)
485{
486 struct mm_struct *mm = current->mm;
48be69a0
RK
487 unsigned long addr;
488 int ret;
489
e0d40756
RK
490 if (!signal_page)
491 signal_page = get_signal_page();
492 if (!signal_page)
48be69a0
RK
493 return -ENOMEM;
494
495 down_write(&mm->mmap_sem);
496 addr = get_unmapped_area(NULL, 0, PAGE_SIZE, 0, 0);
497 if (IS_ERR_VALUE(addr)) {
498 ret = addr;
499 goto up_fail;
500 }
501
502 ret = install_special_mapping(mm, addr, PAGE_SIZE,
503 VM_READ | VM_EXEC | VM_MAYREAD | VM_MAYWRITE | VM_MAYEXEC,
e0d40756 504 &signal_page);
48be69a0
RK
505
506 if (ret == 0)
507 mm->context.sigpage = addr;
508
509 up_fail:
510 up_write(&mm->mmap_sem);
511 return ret;
ec706dab 512}
6cde6d42 513#endif
This page took 0.781862 seconds and 5 git commands to generate.