Commit | Line | Data |
---|---|---|
73a59c1c | 1 | /* |
9d041268 | 2 | * arch/arm/mach-at91/at91rm9200.c |
73a59c1c SP |
3 | * |
4 | * Copyright (C) 2005 SAN People | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License as published by | |
8 | * the Free Software Foundation; either version 2 of the License, or | |
9 | * (at your option) any later version. | |
10 | * | |
11 | */ | |
12 | ||
73a59c1c | 13 | #include <linux/module.h> |
7b6d864b | 14 | #include <linux/reboot.h> |
73a59c1c | 15 | |
80b02c17 | 16 | #include <asm/irq.h> |
73a59c1c SP |
17 | #include <asm/mach/arch.h> |
18 | #include <asm/mach/map.h> | |
9f97da78 | 19 | #include <asm/system_misc.h> |
a09e64fb RK |
20 | #include <mach/at91rm9200.h> |
21 | #include <mach/at91_pmc.h> | |
22 | #include <mach/at91_st.h> | |
e57556e3 | 23 | #include <mach/cpu.h> |
73a59c1c | 24 | |
a510b9ba | 25 | #include "at91_aic.h" |
21d08b9d | 26 | #include "soc.h" |
10e8e1fb | 27 | #include "generic.h" |
2eeaaa21 | 28 | #include "clock.h" |
faee0cc3 | 29 | #include "sam9_smc.h" |
5ad945ea | 30 | #include "pm.h" |
73a59c1c | 31 | |
2eeaaa21 AV |
32 | /* -------------------------------------------------------------------- |
33 | * Clocks | |
34 | * -------------------------------------------------------------------- */ | |
35 | ||
36 | /* | |
37 | * The peripheral clocks. | |
38 | */ | |
39 | static struct clk udc_clk = { | |
40 | .name = "udc_clk", | |
41 | .pmc_mask = 1 << AT91RM9200_ID_UDP, | |
42 | .type = CLK_TYPE_PERIPHERAL, | |
43 | }; | |
44 | static struct clk ohci_clk = { | |
45 | .name = "ohci_clk", | |
46 | .pmc_mask = 1 << AT91RM9200_ID_UHP, | |
47 | .type = CLK_TYPE_PERIPHERAL, | |
48 | }; | |
49 | static struct clk ether_clk = { | |
50 | .name = "ether_clk", | |
51 | .pmc_mask = 1 << AT91RM9200_ID_EMAC, | |
52 | .type = CLK_TYPE_PERIPHERAL, | |
53 | }; | |
54 | static struct clk mmc_clk = { | |
55 | .name = "mci_clk", | |
56 | .pmc_mask = 1 << AT91RM9200_ID_MCI, | |
57 | .type = CLK_TYPE_PERIPHERAL, | |
58 | }; | |
59 | static struct clk twi_clk = { | |
60 | .name = "twi_clk", | |
61 | .pmc_mask = 1 << AT91RM9200_ID_TWI, | |
62 | .type = CLK_TYPE_PERIPHERAL, | |
63 | }; | |
64 | static struct clk usart0_clk = { | |
65 | .name = "usart0_clk", | |
66 | .pmc_mask = 1 << AT91RM9200_ID_US0, | |
67 | .type = CLK_TYPE_PERIPHERAL, | |
68 | }; | |
69 | static struct clk usart1_clk = { | |
70 | .name = "usart1_clk", | |
71 | .pmc_mask = 1 << AT91RM9200_ID_US1, | |
72 | .type = CLK_TYPE_PERIPHERAL, | |
73 | }; | |
74 | static struct clk usart2_clk = { | |
75 | .name = "usart2_clk", | |
76 | .pmc_mask = 1 << AT91RM9200_ID_US2, | |
77 | .type = CLK_TYPE_PERIPHERAL, | |
78 | }; | |
79 | static struct clk usart3_clk = { | |
80 | .name = "usart3_clk", | |
81 | .pmc_mask = 1 << AT91RM9200_ID_US3, | |
82 | .type = CLK_TYPE_PERIPHERAL, | |
83 | }; | |
84 | static struct clk spi_clk = { | |
85 | .name = "spi_clk", | |
86 | .pmc_mask = 1 << AT91RM9200_ID_SPI, | |
87 | .type = CLK_TYPE_PERIPHERAL, | |
88 | }; | |
89 | static struct clk pioA_clk = { | |
90 | .name = "pioA_clk", | |
91 | .pmc_mask = 1 << AT91RM9200_ID_PIOA, | |
92 | .type = CLK_TYPE_PERIPHERAL, | |
93 | }; | |
94 | static struct clk pioB_clk = { | |
95 | .name = "pioB_clk", | |
96 | .pmc_mask = 1 << AT91RM9200_ID_PIOB, | |
97 | .type = CLK_TYPE_PERIPHERAL, | |
98 | }; | |
99 | static struct clk pioC_clk = { | |
100 | .name = "pioC_clk", | |
101 | .pmc_mask = 1 << AT91RM9200_ID_PIOC, | |
102 | .type = CLK_TYPE_PERIPHERAL, | |
103 | }; | |
104 | static struct clk pioD_clk = { | |
105 | .name = "pioD_clk", | |
106 | .pmc_mask = 1 << AT91RM9200_ID_PIOD, | |
107 | .type = CLK_TYPE_PERIPHERAL, | |
108 | }; | |
e8788bab AV |
109 | static struct clk ssc0_clk = { |
110 | .name = "ssc0_clk", | |
111 | .pmc_mask = 1 << AT91RM9200_ID_SSC0, | |
112 | .type = CLK_TYPE_PERIPHERAL, | |
113 | }; | |
114 | static struct clk ssc1_clk = { | |
115 | .name = "ssc1_clk", | |
116 | .pmc_mask = 1 << AT91RM9200_ID_SSC1, | |
117 | .type = CLK_TYPE_PERIPHERAL, | |
118 | }; | |
119 | static struct clk ssc2_clk = { | |
120 | .name = "ssc2_clk", | |
121 | .pmc_mask = 1 << AT91RM9200_ID_SSC2, | |
122 | .type = CLK_TYPE_PERIPHERAL, | |
123 | }; | |
c177a1e7 AV |
124 | static struct clk tc0_clk = { |
125 | .name = "tc0_clk", | |
126 | .pmc_mask = 1 << AT91RM9200_ID_TC0, | |
127 | .type = CLK_TYPE_PERIPHERAL, | |
128 | }; | |
129 | static struct clk tc1_clk = { | |
130 | .name = "tc1_clk", | |
131 | .pmc_mask = 1 << AT91RM9200_ID_TC1, | |
132 | .type = CLK_TYPE_PERIPHERAL, | |
133 | }; | |
134 | static struct clk tc2_clk = { | |
135 | .name = "tc2_clk", | |
136 | .pmc_mask = 1 << AT91RM9200_ID_TC2, | |
137 | .type = CLK_TYPE_PERIPHERAL, | |
138 | }; | |
139 | static struct clk tc3_clk = { | |
140 | .name = "tc3_clk", | |
141 | .pmc_mask = 1 << AT91RM9200_ID_TC3, | |
142 | .type = CLK_TYPE_PERIPHERAL, | |
143 | }; | |
144 | static struct clk tc4_clk = { | |
145 | .name = "tc4_clk", | |
146 | .pmc_mask = 1 << AT91RM9200_ID_TC4, | |
147 | .type = CLK_TYPE_PERIPHERAL, | |
148 | }; | |
149 | static struct clk tc5_clk = { | |
150 | .name = "tc5_clk", | |
151 | .pmc_mask = 1 << AT91RM9200_ID_TC5, | |
152 | .type = CLK_TYPE_PERIPHERAL, | |
153 | }; | |
2eeaaa21 AV |
154 | |
155 | static struct clk *periph_clocks[] __initdata = { | |
156 | &pioA_clk, | |
157 | &pioB_clk, | |
158 | &pioC_clk, | |
159 | &pioD_clk, | |
160 | &usart0_clk, | |
161 | &usart1_clk, | |
162 | &usart2_clk, | |
163 | &usart3_clk, | |
164 | &mmc_clk, | |
165 | &udc_clk, | |
166 | &twi_clk, | |
167 | &spi_clk, | |
e8788bab AV |
168 | &ssc0_clk, |
169 | &ssc1_clk, | |
170 | &ssc2_clk, | |
c177a1e7 AV |
171 | &tc0_clk, |
172 | &tc1_clk, | |
173 | &tc2_clk, | |
174 | &tc3_clk, | |
175 | &tc4_clk, | |
176 | &tc5_clk, | |
2eeaaa21 AV |
177 | &ohci_clk, |
178 | ðer_clk, | |
179 | // irq0 .. irq6 | |
180 | }; | |
181 | ||
bd602995 JCPV |
182 | static struct clk_lookup periph_clocks_lookups[] = { |
183 | CLKDEV_CON_DEV_ID("t0_clk", "atmel_tcb.0", &tc0_clk), | |
184 | CLKDEV_CON_DEV_ID("t1_clk", "atmel_tcb.0", &tc1_clk), | |
185 | CLKDEV_CON_DEV_ID("t2_clk", "atmel_tcb.0", &tc2_clk), | |
186 | CLKDEV_CON_DEV_ID("t0_clk", "atmel_tcb.1", &tc3_clk), | |
187 | CLKDEV_CON_DEV_ID("t1_clk", "atmel_tcb.1", &tc4_clk), | |
188 | CLKDEV_CON_DEV_ID("t2_clk", "atmel_tcb.1", &tc5_clk), | |
636036d2 BS |
189 | CLKDEV_CON_DEV_ID("pclk", "at91rm9200_ssc.0", &ssc0_clk), |
190 | CLKDEV_CON_DEV_ID("pclk", "at91rm9200_ssc.1", &ssc1_clk), | |
191 | CLKDEV_CON_DEV_ID("pclk", "at91rm9200_ssc.2", &ssc2_clk), | |
099343c6 BS |
192 | CLKDEV_CON_DEV_ID("pclk", "fffd0000.ssc", &ssc0_clk), |
193 | CLKDEV_CON_DEV_ID("pclk", "fffd4000.ssc", &ssc1_clk), | |
194 | CLKDEV_CON_DEV_ID("pclk", "fffd8000.ssc", &ssc2_clk), | |
302090a6 | 195 | CLKDEV_CON_DEV_ID(NULL, "i2c-at91rm9200.0", &twi_clk), |
0af4316b JCPV |
196 | /* fake hclk clock */ |
197 | CLKDEV_CON_DEV_ID("hclk", "at91_ohci", &ohci_clk), | |
619d4a4b JCPV |
198 | CLKDEV_CON_ID("pioA", &pioA_clk), |
199 | CLKDEV_CON_ID("pioB", &pioB_clk), | |
200 | CLKDEV_CON_ID("pioC", &pioC_clk), | |
201 | CLKDEV_CON_ID("pioD", &pioD_clk), | |
0ac433a7 JE |
202 | /* usart lookup table for DT entries */ |
203 | CLKDEV_CON_DEV_ID("usart", "fffff200.serial", &mck), | |
204 | CLKDEV_CON_DEV_ID("usart", "fffc0000.serial", &usart0_clk), | |
205 | CLKDEV_CON_DEV_ID("usart", "fffc4000.serial", &usart1_clk), | |
206 | CLKDEV_CON_DEV_ID("usart", "fffc8000.serial", &usart2_clk), | |
207 | CLKDEV_CON_DEV_ID("usart", "fffcc000.serial", &usart3_clk), | |
208 | /* tc lookup table for DT entries */ | |
209 | CLKDEV_CON_DEV_ID("t0_clk", "fffa0000.timer", &tc0_clk), | |
210 | CLKDEV_CON_DEV_ID("t1_clk", "fffa0000.timer", &tc1_clk), | |
211 | CLKDEV_CON_DEV_ID("t2_clk", "fffa0000.timer", &tc2_clk), | |
212 | CLKDEV_CON_DEV_ID("t0_clk", "fffa4000.timer", &tc3_clk), | |
213 | CLKDEV_CON_DEV_ID("t1_clk", "fffa4000.timer", &tc4_clk), | |
214 | CLKDEV_CON_DEV_ID("t2_clk", "fffa4000.timer", &tc5_clk), | |
4e4c963e | 215 | CLKDEV_CON_DEV_ID("mci_clk", "fffb4000.mmc", &mmc_clk), |
ce3b2630 | 216 | CLKDEV_CON_DEV_ID("emac_clk", "fffbc000.ethernet", ðer_clk), |
2d25210d | 217 | CLKDEV_CON_DEV_ID(NULL, "fffb8000.i2c", &twi_clk), |
0ac433a7 JE |
218 | CLKDEV_CON_DEV_ID("hclk", "300000.ohci", &ohci_clk), |
219 | CLKDEV_CON_DEV_ID(NULL, "fffff400.gpio", &pioA_clk), | |
220 | CLKDEV_CON_DEV_ID(NULL, "fffff600.gpio", &pioB_clk), | |
221 | CLKDEV_CON_DEV_ID(NULL, "fffff800.gpio", &pioC_clk), | |
222 | CLKDEV_CON_DEV_ID(NULL, "fffffa00.gpio", &pioD_clk), | |
bd602995 JCPV |
223 | }; |
224 | ||
225 | static struct clk_lookup usart_clocks_lookups[] = { | |
226 | CLKDEV_CON_DEV_ID("usart", "atmel_usart.0", &mck), | |
227 | CLKDEV_CON_DEV_ID("usart", "atmel_usart.1", &usart0_clk), | |
228 | CLKDEV_CON_DEV_ID("usart", "atmel_usart.2", &usart1_clk), | |
229 | CLKDEV_CON_DEV_ID("usart", "atmel_usart.3", &usart2_clk), | |
230 | CLKDEV_CON_DEV_ID("usart", "atmel_usart.4", &usart3_clk), | |
231 | }; | |
232 | ||
2eeaaa21 AV |
233 | /* |
234 | * The four programmable clocks. | |
235 | * You must configure pin multiplexing to bring these signals out. | |
236 | */ | |
237 | static struct clk pck0 = { | |
238 | .name = "pck0", | |
239 | .pmc_mask = AT91_PMC_PCK0, | |
240 | .type = CLK_TYPE_PROGRAMMABLE, | |
241 | .id = 0, | |
242 | }; | |
243 | static struct clk pck1 = { | |
244 | .name = "pck1", | |
245 | .pmc_mask = AT91_PMC_PCK1, | |
246 | .type = CLK_TYPE_PROGRAMMABLE, | |
247 | .id = 1, | |
248 | }; | |
249 | static struct clk pck2 = { | |
250 | .name = "pck2", | |
251 | .pmc_mask = AT91_PMC_PCK2, | |
252 | .type = CLK_TYPE_PROGRAMMABLE, | |
253 | .id = 2, | |
254 | }; | |
255 | static struct clk pck3 = { | |
256 | .name = "pck3", | |
257 | .pmc_mask = AT91_PMC_PCK3, | |
258 | .type = CLK_TYPE_PROGRAMMABLE, | |
259 | .id = 3, | |
260 | }; | |
261 | ||
262 | static void __init at91rm9200_register_clocks(void) | |
73a59c1c | 263 | { |
2eeaaa21 AV |
264 | int i; |
265 | ||
266 | for (i = 0; i < ARRAY_SIZE(periph_clocks); i++) | |
267 | clk_register(periph_clocks[i]); | |
268 | ||
bd602995 JCPV |
269 | clkdev_add_table(periph_clocks_lookups, |
270 | ARRAY_SIZE(periph_clocks_lookups)); | |
271 | clkdev_add_table(usart_clocks_lookups, | |
272 | ARRAY_SIZE(usart_clocks_lookups)); | |
273 | ||
2eeaaa21 AV |
274 | clk_register(&pck0); |
275 | clk_register(&pck1); | |
276 | clk_register(&pck2); | |
277 | clk_register(&pck3); | |
278 | } | |
279 | ||
f2173834 AV |
280 | /* -------------------------------------------------------------------- |
281 | * GPIO | |
282 | * -------------------------------------------------------------------- */ | |
283 | ||
1a2d9156 | 284 | static struct at91_gpio_bank at91rm9200_gpio[] __initdata = { |
f2173834 AV |
285 | { |
286 | .id = AT91RM9200_ID_PIOA, | |
80e91cb8 | 287 | .regbase = AT91RM9200_BASE_PIOA, |
f2173834 AV |
288 | }, { |
289 | .id = AT91RM9200_ID_PIOB, | |
80e91cb8 | 290 | .regbase = AT91RM9200_BASE_PIOB, |
f2173834 AV |
291 | }, { |
292 | .id = AT91RM9200_ID_PIOC, | |
80e91cb8 | 293 | .regbase = AT91RM9200_BASE_PIOC, |
f2173834 AV |
294 | }, { |
295 | .id = AT91RM9200_ID_PIOD, | |
80e91cb8 | 296 | .regbase = AT91RM9200_BASE_PIOD, |
f2173834 AV |
297 | } |
298 | }; | |
2eeaaa21 | 299 | |
c9dfafba NP |
300 | static void at91rm9200_idle(void) |
301 | { | |
302 | /* | |
303 | * Disable the processor clock. The processor will be automatically | |
304 | * re-enabled by an interrupt or by a reset. | |
305 | */ | |
b5514952 | 306 | at91_pmc_write(AT91_PMC_SCDR, AT91_PMC_PCK); |
c9dfafba NP |
307 | } |
308 | ||
7b6d864b | 309 | static void at91rm9200_restart(enum reboot_mode reboot_mode, const char *cmd) |
1f4fd0a0 AV |
310 | { |
311 | /* | |
312 | * Perform a hardware reset with the use of the Watchdog timer. | |
313 | */ | |
5e9cf5e1 JCPV |
314 | at91_st_write(AT91_ST_WDMR, AT91_ST_RSTEN | AT91_ST_EXTEN | 1); |
315 | at91_st_write(AT91_ST_CR, AT91_ST_WDRST); | |
1f4fd0a0 AV |
316 | } |
317 | ||
2eeaaa21 AV |
318 | /* -------------------------------------------------------------------- |
319 | * AT91RM9200 processor initialization | |
320 | * -------------------------------------------------------------------- */ | |
21d08b9d | 321 | static void __init at91rm9200_map_io(void) |
2eeaaa21 AV |
322 | { |
323 | /* Map peripherals */ | |
f0051d82 | 324 | at91_init_sram(0, AT91RM9200_SRAM_BASE, AT91RM9200_SRAM_SIZE); |
1b021a3b | 325 | } |
2eeaaa21 | 326 | |
cfa5a1fe JCPV |
327 | static void __init at91rm9200_ioremap_registers(void) |
328 | { | |
5e9cf5e1 | 329 | at91rm9200_ioremap_st(AT91RM9200_BASE_ST); |
f363c407 | 330 | at91_ioremap_ramc(0, AT91RM9200_BASE_MC, 256); |
cfa5a1fe JCPV |
331 | } |
332 | ||
46539374 | 333 | static void __init at91rm9200_initialize(void) |
1b021a3b | 334 | { |
c9dfafba | 335 | arm_pm_idle = at91rm9200_idle; |
1b2073e7 | 336 | arm_pm_restart = at91rm9200_restart; |
1f4fd0a0 | 337 | |
f2173834 | 338 | /* Initialize GPIO subsystem */ |
e57556e3 JCPV |
339 | at91_gpio_init(at91rm9200_gpio, |
340 | cpu_is_at91rm9200_bga() ? AT91RM9200_BGA : AT91RM9200_PQFP); | |
5ad945ea DL |
341 | |
342 | at91_pm_set_standby(at91rm9200_standby); | |
73a59c1c SP |
343 | } |
344 | ||
f2173834 AV |
345 | |
346 | /* -------------------------------------------------------------------- | |
347 | * Interrupt initialization | |
348 | * -------------------------------------------------------------------- */ | |
349 | ||
ba854e18 AV |
350 | /* |
351 | * The default interrupt priority levels (0 = lowest, 7 = highest). | |
352 | */ | |
353 | static unsigned int at91rm9200_default_irq_priority[NR_AIC_IRQS] __initdata = { | |
354 | 7, /* Advanced Interrupt Controller (FIQ) */ | |
355 | 7, /* System Peripherals */ | |
7cbed2b5 AV |
356 | 1, /* Parallel IO Controller A */ |
357 | 1, /* Parallel IO Controller B */ | |
358 | 1, /* Parallel IO Controller C */ | |
359 | 1, /* Parallel IO Controller D */ | |
360 | 5, /* USART 0 */ | |
361 | 5, /* USART 1 */ | |
362 | 5, /* USART 2 */ | |
363 | 5, /* USART 3 */ | |
ba854e18 | 364 | 0, /* Multimedia Card Interface */ |
7cbed2b5 AV |
365 | 2, /* USB Device Port */ |
366 | 6, /* Two-Wire Interface */ | |
367 | 5, /* Serial Peripheral Interface */ | |
368 | 4, /* Serial Synchronous Controller 0 */ | |
369 | 4, /* Serial Synchronous Controller 1 */ | |
370 | 4, /* Serial Synchronous Controller 2 */ | |
ba854e18 AV |
371 | 0, /* Timer Counter 0 */ |
372 | 0, /* Timer Counter 1 */ | |
373 | 0, /* Timer Counter 2 */ | |
374 | 0, /* Timer Counter 3 */ | |
375 | 0, /* Timer Counter 4 */ | |
376 | 0, /* Timer Counter 5 */ | |
7cbed2b5 | 377 | 2, /* USB Host port */ |
ba854e18 AV |
378 | 3, /* Ethernet MAC */ |
379 | 0, /* Advanced Interrupt Controller (IRQ0) */ | |
380 | 0, /* Advanced Interrupt Controller (IRQ1) */ | |
381 | 0, /* Advanced Interrupt Controller (IRQ2) */ | |
382 | 0, /* Advanced Interrupt Controller (IRQ3) */ | |
383 | 0, /* Advanced Interrupt Controller (IRQ4) */ | |
384 | 0, /* Advanced Interrupt Controller (IRQ5) */ | |
385 | 0 /* Advanced Interrupt Controller (IRQ6) */ | |
386 | }; | |
387 | ||
84ddb087 | 388 | AT91_SOC_START(at91rm9200) |
21d08b9d | 389 | .map_io = at91rm9200_map_io, |
92100c12 | 390 | .default_irq_priority = at91rm9200_default_irq_priority, |
546c830c JCPV |
391 | .extern_irq = (1 << AT91RM9200_ID_IRQ0) | (1 << AT91RM9200_ID_IRQ1) |
392 | | (1 << AT91RM9200_ID_IRQ2) | (1 << AT91RM9200_ID_IRQ3) | |
393 | | (1 << AT91RM9200_ID_IRQ4) | (1 << AT91RM9200_ID_IRQ5) | |
394 | | (1 << AT91RM9200_ID_IRQ6), | |
cfa5a1fe | 395 | .ioremap_registers = at91rm9200_ioremap_registers, |
51ddec76 | 396 | .register_clocks = at91rm9200_register_clocks, |
21d08b9d | 397 | .init = at91rm9200_initialize, |
8d39e0fd | 398 | AT91_SOC_END |