projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ARM: shmobile: r8a7790: Add CMT devices to DT
[deliverable/linux.git] / arch / arm / mach-davinci / dm355.c
CommitLineData
95a3477f
KH		 1/*
2 * TI DaVinci DM355 chip specific setup
3 *
4 * Author: Kevin Hilman, Deep Root Systems, LLC
5 *
6 * 2007 (c) Deep Root Systems, LLC. This file is licensed under
7 * the terms of the GNU General Public License version 2. This program
8 * is licensed "as is" without any warranty of any kind, whether express
9 * or implied.
10 */
95a3477f
KH		 11#include <linux/init.h>
12#include <linux/clk.h>
65e866a9 13#include <linux/serial_8250.h>
95a3477f
KH		 14#include <linux/platform_device.h>
15#include <linux/dma-mapping.h>
95a3477f 16#include <linux/spi/spi.h>
9cc1515c
PA		 17#include <linux/platform_data/edma.h>
18#include <linux/platform_data/gpio-davinci.h>
19#include <linux/platform_data/spi-davinci.h>
95a3477f 20
79c3c0b7
MG		 21#include <asm/mach/map.h>
22
95a3477f 23#include <mach/cputype.h>
95a3477f
KH		 24#include <mach/psc.h>
25#include <mach/mux.h>
26#include <mach/irqs.h>
f64691b3 27#include <mach/time.h>
65e866a9 28#include <mach/serial.h>
79c3c0b7 29#include <mach/common.h>
95a3477f 30
39c6d2d1 31#include "davinci.h"
95a3477f
KH		 32#include "clock.h"
33#include "mux.h"
896f66b7 34#include "asp.h"
95a3477f 35
96ed299f 36#define DM355_UART2_BASE (IO_PHYS + 0x206000)
62a2d6cd
LP		 37#define DM355_OSD_BASE (IO_PHYS + 0x70200)
38#define DM355_VENC_BASE (IO_PHYS + 0x70400)
96ed299f 39
95a3477f
KH		 40/*
41 * Device specific clocks
42 */
43#define DM355_REF_FREQ 24000000 /* 24 or 36 MHz */
44
45static struct pll_data pll1_data = {
46 .num = 1,
47 .phys_base = DAVINCI_PLL1_BASE,
48 .flags = PLL_HAS_PREDIV | PLL_HAS_POSTDIV,
49};
50
51static struct pll_data pll2_data = {
52 .num = 2,
53 .phys_base = DAVINCI_PLL2_BASE,
54 .flags = PLL_HAS_PREDIV,
55};
56
57static struct clk ref_clk = {
58 .name = "ref_clk",
59 /* FIXME -- crystal rate is board-specific */
60 .rate = DM355_REF_FREQ,
61};
62
63static struct clk pll1_clk = {
64 .name = "pll1",
65 .parent = &ref_clk,
66 .flags = CLK_PLL,
67 .pll_data = &pll1_data,
68};
69
70static struct clk pll1_aux_clk = {
71 .name = "pll1_aux_clk",
72 .parent = &pll1_clk,
73 .flags = CLK_PLL | PRE_PLL,
74};
75
76static struct clk pll1_sysclk1 = {
77 .name = "pll1_sysclk1",
78 .parent = &pll1_clk,
79 .flags = CLK_PLL,
80 .div_reg = PLLDIV1,
81};
82
83static struct clk pll1_sysclk2 = {
84 .name = "pll1_sysclk2",
85 .parent = &pll1_clk,
86 .flags = CLK_PLL,
87 .div_reg = PLLDIV2,
88};
89
90static struct clk pll1_sysclk3 = {
91 .name = "pll1_sysclk3",
92 .parent = &pll1_clk,
93 .flags = CLK_PLL,
94 .div_reg = PLLDIV3,
95};
96
97static struct clk pll1_sysclk4 = {
98 .name = "pll1_sysclk4",
99 .parent = &pll1_clk,
100 .flags = CLK_PLL,
101 .div_reg = PLLDIV4,
102};
103
104static struct clk pll1_sysclkbp = {
105 .name = "pll1_sysclkbp",
106 .parent = &pll1_clk,
107 .flags = CLK_PLL | PRE_PLL,
108 .div_reg = BPDIV
109};
110
111static struct clk vpss_dac_clk = {
112 .name = "vpss_dac",
113 .parent = &pll1_sysclk3,
114 .lpsc = DM355_LPSC_VPSS_DAC,
115};
116
117static struct clk vpss_master_clk = {
118 .name = "vpss_master",
119 .parent = &pll1_sysclk4,
120 .lpsc = DAVINCI_LPSC_VPSSMSTR,
121 .flags = CLK_PSC,
122};
123
124static struct clk vpss_slave_clk = {
125 .name = "vpss_slave",
126 .parent = &pll1_sysclk4,
127 .lpsc = DAVINCI_LPSC_VPSSSLV,
128};
129
95a3477f
KH		 130static struct clk clkout1_clk = {
131 .name = "clkout1",
132 .parent = &pll1_aux_clk,
133 /* NOTE: clkout1 can be externally gated by muxing GPIO-18 */
134};
135
136static struct clk clkout2_clk = {
137 .name = "clkout2",
138 .parent = &pll1_sysclkbp,
139};
140
141static struct clk pll2_clk = {
142 .name = "pll2",
143 .parent = &ref_clk,
144 .flags = CLK_PLL,
145 .pll_data = &pll2_data,
146};
147
148static struct clk pll2_sysclk1 = {
149 .name = "pll2_sysclk1",
150 .parent = &pll2_clk,
151 .flags = CLK_PLL,
152 .div_reg = PLLDIV1,
153};
154
155static struct clk pll2_sysclkbp = {
156 .name = "pll2_sysclkbp",
157 .parent = &pll2_clk,
158 .flags = CLK_PLL | PRE_PLL,
159 .div_reg = BPDIV
160};
161
162static struct clk clkout3_clk = {
163 .name = "clkout3",
164 .parent = &pll2_sysclkbp,
165 /* NOTE: clkout3 can be externally gated by muxing GPIO-16 */
166};
167
168static struct clk arm_clk = {
169 .name = "arm_clk",
170 .parent = &pll1_sysclk1,
171 .lpsc = DAVINCI_LPSC_ARM,
172 .flags = ALWAYS_ENABLED,
173};
174
175/*
176 * NOT LISTED below, and not touched by Linux
177 * - in SyncReset state by default
178 * .lpsc = DAVINCI_LPSC_TPCC,
179 * .lpsc = DAVINCI_LPSC_TPTC0,
180 * .lpsc = DAVINCI_LPSC_TPTC1,
181 * .lpsc = DAVINCI_LPSC_DDR_EMIF, .parent = &sysclk2_clk,
182 * .lpsc = DAVINCI_LPSC_MEMSTICK,
183 * - in Enabled state by default
184 * .lpsc = DAVINCI_LPSC_SYSTEM_SUBSYS,
185 * .lpsc = DAVINCI_LPSC_SCR2, // "bus"
186 * .lpsc = DAVINCI_LPSC_SCR3, // "bus"
187 * .lpsc = DAVINCI_LPSC_SCR4, // "bus"
188 * .lpsc = DAVINCI_LPSC_CROSSBAR, // "emulation"
189 * .lpsc = DAVINCI_LPSC_CFG27, // "test"
190 * .lpsc = DAVINCI_LPSC_CFG3, // "test"
191 * .lpsc = DAVINCI_LPSC_CFG5, // "test"
192 */
193
194static struct clk mjcp_clk = {
195 .name = "mjcp",
196 .parent = &pll1_sysclk1,
197 .lpsc = DAVINCI_LPSC_IMCOP,
198};
199
200static struct clk uart0_clk = {
201 .name = "uart0",
202 .parent = &pll1_aux_clk,
203 .lpsc = DAVINCI_LPSC_UART0,
204};
205
206static struct clk uart1_clk = {
207 .name = "uart1",
208 .parent = &pll1_aux_clk,
209 .lpsc = DAVINCI_LPSC_UART1,
210};
211
212static struct clk uart2_clk = {
213 .name = "uart2",
214 .parent = &pll1_sysclk2,
215 .lpsc = DAVINCI_LPSC_UART2,
216};
217
218static struct clk i2c_clk = {
219 .name = "i2c",
220 .parent = &pll1_aux_clk,
221 .lpsc = DAVINCI_LPSC_I2C,
222};
223
224static struct clk asp0_clk = {
225 .name = "asp0",
226 .parent = &pll1_sysclk2,
227 .lpsc = DAVINCI_LPSC_McBSP,
228};
229
230static struct clk asp1_clk = {
231 .name = "asp1",
232 .parent = &pll1_sysclk2,
233 .lpsc = DM355_LPSC_McBSP1,
234};
235
236static struct clk mmcsd0_clk = {
237 .name = "mmcsd0",
238 .parent = &pll1_sysclk2,
239 .lpsc = DAVINCI_LPSC_MMC_SD,
240};
241
242static struct clk mmcsd1_clk = {
243 .name = "mmcsd1",
244 .parent = &pll1_sysclk2,
245 .lpsc = DM355_LPSC_MMC_SD1,
246};
247
248static struct clk spi0_clk = {
249 .name = "spi0",
250 .parent = &pll1_sysclk2,
251 .lpsc = DAVINCI_LPSC_SPI,
252};
253
254static struct clk spi1_clk = {
255 .name = "spi1",
256 .parent = &pll1_sysclk2,
257 .lpsc = DM355_LPSC_SPI1,
258};
259
260static struct clk spi2_clk = {
261 .name = "spi2",
262 .parent = &pll1_sysclk2,
263 .lpsc = DM355_LPSC_SPI2,
264};
265
266static struct clk gpio_clk = {
267 .name = "gpio",
268 .parent = &pll1_sysclk2,
269 .lpsc = DAVINCI_LPSC_GPIO,
270};
271
272static struct clk aemif_clk = {
273 .name = "aemif",
274 .parent = &pll1_sysclk2,
275 .lpsc = DAVINCI_LPSC_AEMIF,
276};
277
278static struct clk pwm0_clk = {
279 .name = "pwm0",
280 .parent = &pll1_aux_clk,
281 .lpsc = DAVINCI_LPSC_PWM0,
282};
283
284static struct clk pwm1_clk = {
285 .name = "pwm1",
286 .parent = &pll1_aux_clk,
287 .lpsc = DAVINCI_LPSC_PWM1,
288};
289
290static struct clk pwm2_clk = {
291 .name = "pwm2",
292 .parent = &pll1_aux_clk,
293 .lpsc = DAVINCI_LPSC_PWM2,
294};
295
296static struct clk pwm3_clk = {
297 .name = "pwm3",
298 .parent = &pll1_aux_clk,
299 .lpsc = DM355_LPSC_PWM3,
300};
301
302static struct clk timer0_clk = {
303 .name = "timer0",
304 .parent = &pll1_aux_clk,
305 .lpsc = DAVINCI_LPSC_TIMER0,
306};
307
308static struct clk timer1_clk = {
309 .name = "timer1",
310 .parent = &pll1_aux_clk,
311 .lpsc = DAVINCI_LPSC_TIMER1,
312};
313
314static struct clk timer2_clk = {
315 .name = "timer2",
316 .parent = &pll1_aux_clk,
317 .lpsc = DAVINCI_LPSC_TIMER2,
e9c54999 318 .usecount = 1, /* REVISIT: why can't this be disabled? */
95a3477f
KH		 319};
320
321static struct clk timer3_clk = {
322 .name = "timer3",
323 .parent = &pll1_aux_clk,
324 .lpsc = DM355_LPSC_TIMER3,
325};
326
327static struct clk rto_clk = {
328 .name = "rto",
329 .parent = &pll1_aux_clk,
330 .lpsc = DM355_LPSC_RTO,
331};
332
333static struct clk usb_clk = {
334 .name = "usb",
335 .parent = &pll1_sysclk2,
336 .lpsc = DAVINCI_LPSC_USB,
337};
338
08aca087 339static struct clk_lookup dm355_clks[] = {
95a3477f
KH		 340 CLK(NULL, "ref", &ref_clk),
341 CLK(NULL, "pll1", &pll1_clk),
342 CLK(NULL, "pll1_sysclk1", &pll1_sysclk1),
343 CLK(NULL, "pll1_sysclk2", &pll1_sysclk2),
344 CLK(NULL, "pll1_sysclk3", &pll1_sysclk3),
345 CLK(NULL, "pll1_sysclk4", &pll1_sysclk4),
346 CLK(NULL, "pll1_aux", &pll1_aux_clk),
347 CLK(NULL, "pll1_sysclkbp", &pll1_sysclkbp),
348 CLK(NULL, "vpss_dac", &vpss_dac_clk),
9a3e89b1
LP		 349 CLK("vpss", "master", &vpss_master_clk),
350 CLK("vpss", "slave", &vpss_slave_clk),
95a3477f
KH		 351 CLK(NULL, "clkout1", &clkout1_clk),
352 CLK(NULL, "clkout2", &clkout2_clk),
353 CLK(NULL, "pll2", &pll2_clk),
354 CLK(NULL, "pll2_sysclk1", &pll2_sysclk1),
355 CLK(NULL, "pll2_sysclkbp", &pll2_sysclkbp),
356 CLK(NULL, "clkout3", &clkout3_clk),
357 CLK(NULL, "arm", &arm_clk),
358 CLK(NULL, "mjcp", &mjcp_clk),
19955c3d
MP		 359 CLK("serial8250.0", NULL, &uart0_clk),
360 CLK("serial8250.1", NULL, &uart1_clk),
361 CLK("serial8250.2", NULL, &uart2_clk),
95a3477f 362 CLK("i2c_davinci.1", NULL, &i2c_clk),
bedad0ca
CPE		 363 CLK("davinci-mcbsp.0", NULL, &asp0_clk),
364 CLK("davinci-mcbsp.1", NULL, &asp1_clk),
d7ca4c75
MP		 365 CLK("dm6441-mmc.0", NULL, &mmcsd0_clk),
366 CLK("dm6441-mmc.1", NULL, &mmcsd1_clk),
15e86585
SP		 367 CLK("spi_davinci.0", NULL, &spi0_clk),
368 CLK("spi_davinci.1", NULL, &spi1_clk),
369 CLK("spi_davinci.2", NULL, &spi2_clk),
95a3477f
KH		 370 CLK(NULL, "gpio", &gpio_clk),
371 CLK(NULL, "aemif", &aemif_clk),
372 CLK(NULL, "pwm0", &pwm0_clk),
373 CLK(NULL, "pwm1", &pwm1_clk),
374 CLK(NULL, "pwm2", &pwm2_clk),
375 CLK(NULL, "pwm3", &pwm3_clk),
376 CLK(NULL, "timer0", &timer0_clk),
377 CLK(NULL, "timer1", &timer1_clk),
84374812 378 CLK("davinci-wdt", NULL, &timer2_clk),
95a3477f
KH		 379 CLK(NULL, "timer3", &timer3_clk),
380 CLK(NULL, "rto", &rto_clk),
381 CLK(NULL, "usb", &usb_clk),
382 CLK(NULL, NULL, NULL),
383};
384
385/*----------------------------------------------------------------------*/
386
387static u64 dm355_spi0_dma_mask = DMA_BIT_MASK(32);
388
389static struct resource dm355_spi0_resources[] = {
390 {
391 .start = 0x01c66000,
392 .end = 0x01c667ff,
393 .flags = IORESOURCE_MEM,
394 },
395 {
15e86585 396 .start = IRQ_DM355_SPINT0_0,
95a3477f
KH		 397 .flags = IORESOURCE_IRQ,
398 },
15e86585
SP		 399 {
400 .start = 17,
401 .flags = IORESOURCE_DMA,
402 },
403 {
404 .start = 16,
405 .flags = IORESOURCE_DMA,
406 },
95a3477f
KH		 407};
408
15e86585
SP		 409static struct davinci_spi_platform_data dm355_spi0_pdata = {
410 .version = SPI_VERSION_1,
411 .num_chipselect = 2,
c29e3c60 412 .cshold_bug = true,
2e3e2a5e 413 .dma_event_q = EVENTQ_1,
15e86585 414};
95a3477f
KH		 415static struct platform_device dm355_spi0_device = {
416 .name = "spi_davinci",
417 .id = 0,
418 .dev = {
419 .dma_mask = &dm355_spi0_dma_mask,
420 .coherent_dma_mask = DMA_BIT_MASK(32),
15e86585 421 .platform_data = &dm355_spi0_pdata,
95a3477f
KH		 422 },
423 .num_resources = ARRAY_SIZE(dm355_spi0_resources),
424 .resource = dm355_spi0_resources,
425};
426
427void __init dm355_init_spi0(unsigned chipselect_mask,
d65566e5 428 const struct spi_board_info *info, unsigned len)
95a3477f
KH		 429{
430 /* for now, assume we need MISO */
431 davinci_cfg_reg(DM355_SPI0_SDI);
432
433 /* not all slaves will be wired up */
434 if (chipselect_mask & BIT(0))
435 davinci_cfg_reg(DM355_SPI0_SDENA0);
436 if (chipselect_mask & BIT(1))
437 davinci_cfg_reg(DM355_SPI0_SDENA1);
438
439 spi_register_board_info(info, len);
440
441 platform_device_register(&dm355_spi0_device);
442}
443
444/*----------------------------------------------------------------------*/
445
5570078c
MG		 446#define INTMUX 0x18
447#define EVTMUX 0x1c
448
95a3477f
KH		 449/*
450 * Device specific mux setup
451 *
452 * soc description mux mode mode mux dbg
453 * reg offset mask mode
454 */
455static const struct mux_config dm355_pins[] = {
0e585952 456#ifdef CONFIG_DAVINCI_MUX
95a3477f
KH		 457MUX_CFG(DM355, MMCSD0, 4, 2, 1, 0, false)
458
459MUX_CFG(DM355, SD1_CLK, 3, 6, 1, 1, false)
460MUX_CFG(DM355, SD1_CMD, 3, 7, 1, 1, false)
461MUX_CFG(DM355, SD1_DATA3, 3, 8, 3, 1, false)
462MUX_CFG(DM355, SD1_DATA2, 3, 10, 3, 1, false)
463MUX_CFG(DM355, SD1_DATA1, 3, 12, 3, 1, false)
464MUX_CFG(DM355, SD1_DATA0, 3, 14, 3, 1, false)
465
466MUX_CFG(DM355, I2C_SDA, 3, 19, 1, 1, false)
467MUX_CFG(DM355, I2C_SCL, 3, 20, 1, 1, false)
468
469MUX_CFG(DM355, MCBSP0_BDX, 3, 0, 1, 1, false)
470MUX_CFG(DM355, MCBSP0_X, 3, 1, 1, 1, false)
471MUX_CFG(DM355, MCBSP0_BFSX, 3, 2, 1, 1, false)
472MUX_CFG(DM355, MCBSP0_BDR, 3, 3, 1, 1, false)
473MUX_CFG(DM355, MCBSP0_R, 3, 4, 1, 1, false)
474MUX_CFG(DM355, MCBSP0_BFSR, 3, 5, 1, 1, false)
475
476MUX_CFG(DM355, SPI0_SDI, 4, 1, 1, 0, false)
477MUX_CFG(DM355, SPI0_SDENA0, 4, 0, 1, 0, false)
478MUX_CFG(DM355, SPI0_SDENA1, 3, 28, 1, 1, false)
479
480INT_CFG(DM355, INT_EDMA_CC, 2, 1, 1, false)
481INT_CFG(DM355, INT_EDMA_TC0_ERR, 3, 1, 1, false)
482INT_CFG(DM355, INT_EDMA_TC1_ERR, 4, 1, 1, false)
483
484EVT_CFG(DM355, EVT8_ASP1_TX, 0, 1, 0, false)
485EVT_CFG(DM355, EVT9_ASP1_RX, 1, 1, 0, false)
486EVT_CFG(DM355, EVT26_MMC0_RX, 2, 1, 0, false)
1aebb50e
SP		 487
488MUX_CFG(DM355, VOUT_FIELD, 1, 18, 3, 1, false)
489MUX_CFG(DM355, VOUT_FIELD_G70, 1, 18, 3, 0, false)
490MUX_CFG(DM355, VOUT_HVSYNC, 1, 16, 1, 0, false)
491MUX_CFG(DM355, VOUT_COUTL_EN, 1, 0, 0xff, 0x55, false)
492MUX_CFG(DM355, VOUT_COUTH_EN, 1, 8, 0xff, 0x55, false)
51e68e27
MK		 493
494MUX_CFG(DM355, VIN_PCLK, 0, 14, 1, 1, false)
495MUX_CFG(DM355, VIN_CAM_WEN, 0, 13, 1, 1, false)
496MUX_CFG(DM355, VIN_CAM_VD, 0, 12, 1, 1, false)
497MUX_CFG(DM355, VIN_CAM_HD, 0, 11, 1, 1, false)
498MUX_CFG(DM355, VIN_YIN_EN, 0, 10, 1, 1, false)
499MUX_CFG(DM355, VIN_CINL_EN, 0, 0, 0xff, 0x55, false)
500MUX_CFG(DM355, VIN_CINH_EN, 0, 8, 3, 3, false)
0e585952 501#endif
95a3477f
KH		 502};
503
673dd36f
MG		 504static u8 dm355_default_priorities[DAVINCI_N_AINTC_IRQ] = {
505 [IRQ_DM355_CCDC_VDINT0] = 2,
506 [IRQ_DM355_CCDC_VDINT1] = 6,
507 [IRQ_DM355_CCDC_VDINT2] = 6,
508 [IRQ_DM355_IPIPE_HST] = 6,
509 [IRQ_DM355_H3AINT] = 6,
510 [IRQ_DM355_IPIPE_SDR] = 6,
511 [IRQ_DM355_IPIPEIFINT] = 6,
512 [IRQ_DM355_OSDINT] = 7,
513 [IRQ_DM355_VENCINT] = 6,
514 [IRQ_ASQINT] = 6,
515 [IRQ_IMXINT] = 6,
516 [IRQ_USBINT] = 4,
517 [IRQ_DM355_RTOINT] = 4,
518 [IRQ_DM355_UARTINT2] = 7,
519 [IRQ_DM355_TINT6] = 7,
520 [IRQ_CCINT0] = 5, /* dma */
521 [IRQ_CCERRINT] = 5, /* dma */
522 [IRQ_TCERRINT0] = 5, /* dma */
523 [IRQ_TCERRINT] = 5, /* dma */
524 [IRQ_DM355_SPINT2_1] = 7,
525 [IRQ_DM355_TINT7] = 4,
526 [IRQ_DM355_SDIOINT0] = 7,
527 [IRQ_MBXINT] = 7,
528 [IRQ_MBRINT] = 7,
529 [IRQ_MMCINT] = 7,
530 [IRQ_DM355_MMCINT1] = 7,
531 [IRQ_DM355_PWMINT3] = 7,
532 [IRQ_DDRINT] = 7,
533 [IRQ_AEMIFINT] = 7,
534 [IRQ_DM355_SDIOINT1] = 4,
535 [IRQ_TINT0_TINT12] = 2, /* clockevent */
536 [IRQ_TINT0_TINT34] = 2, /* clocksource */
537 [IRQ_TINT1_TINT12] = 7, /* DSP timer */
538 [IRQ_TINT1_TINT34] = 7, /* system tick */
539 [IRQ_PWMINT0] = 7,
540 [IRQ_PWMINT1] = 7,
541 [IRQ_PWMINT2] = 7,
542 [IRQ_I2C] = 3,
543 [IRQ_UARTINT0] = 3,
544 [IRQ_UARTINT1] = 3,
545 [IRQ_DM355_SPINT0_0] = 3,
546 [IRQ_DM355_SPINT0_1] = 3,
547 [IRQ_DM355_GPIO0] = 3,
548 [IRQ_DM355_GPIO1] = 7,
549 [IRQ_DM355_GPIO2] = 4,
550 [IRQ_DM355_GPIO3] = 4,
551 [IRQ_DM355_GPIO4] = 7,
552 [IRQ_DM355_GPIO5] = 7,
553 [IRQ_DM355_GPIO6] = 7,
554 [IRQ_DM355_GPIO7] = 7,
555 [IRQ_DM355_GPIO8] = 7,
556 [IRQ_DM355_GPIO9] = 7,
557 [IRQ_DM355_GPIOBNK0] = 7,
558 [IRQ_DM355_GPIOBNK1] = 7,
559 [IRQ_DM355_GPIOBNK2] = 7,
560 [IRQ_DM355_GPIOBNK3] = 7,
561 [IRQ_DM355_GPIOBNK4] = 7,
562 [IRQ_DM355_GPIOBNK5] = 7,
563 [IRQ_DM355_GPIOBNK6] = 7,
564 [IRQ_COMMTX] = 7,
565 [IRQ_COMMRX] = 7,
566 [IRQ_EMUINT] = 7,
567};
568
95a3477f
KH		 569/*----------------------------------------------------------------------*/
570
6cba4355 571static s8
60902a2c
SR		 572queue_priority_mapping[][2] = {
573 /* {event queue no, Priority} */
574 {0, 3},
575 {1, 7},
576 {-1, -1},
577};
578
bc3ac9f3 579static struct edma_soc_info edma_cc0_info = {
bc3ac9f3 580 .queue_priority_mapping = queue_priority_mapping,
f23fe857 581 .default_queue = EVENTQ_1,
bc3ac9f3
SN		 582};
583
584static struct edma_soc_info *dm355_edma_info[EDMA_MAX_CC] = {
585 &edma_cc0_info,
95a3477f
KH		 586};
587
588static struct resource edma_resources[] = {
589 {
60902a2c 590 .name = "edma_cc0",
95a3477f
KH		 591 .start = 0x01c00000,
592 .end = 0x01c00000 + SZ_64K - 1,
593 .flags = IORESOURCE_MEM,
594 },
595 {
596 .name = "edma_tc0",
597 .start = 0x01c10000,
598 .end = 0x01c10000 + SZ_1K - 1,
599 .flags = IORESOURCE_MEM,
600 },
601 {
602 .name = "edma_tc1",
603 .start = 0x01c10400,
604 .end = 0x01c10400 + SZ_1K - 1,
605 .flags = IORESOURCE_MEM,
606 },
607 {
60902a2c 608 .name = "edma0",
95a3477f
KH		 609 .start = IRQ_CCINT0,
610 .flags = IORESOURCE_IRQ,
611 },
612 {
60902a2c 613 .name = "edma0_err",
95a3477f
KH		 614 .start = IRQ_CCERRINT,
615 .flags = IORESOURCE_IRQ,
616 },
617 /* not using (or muxing) TC*_ERR */
618};
619
620static struct platform_device dm355_edma_device = {
621 .name = "edma",
60902a2c
SR		 622 .id = 0,
623 .dev.platform_data = dm355_edma_info,
95a3477f
KH		 624 .num_resources = ARRAY_SIZE(edma_resources),
625 .resource = edma_resources,
626};
627
25acf553
C		 628static struct resource dm355_asp1_resources[] = {
629 {
ee880dbd 630 .name = "mpu",
25acf553
C		 631 .start = DAVINCI_ASP1_BASE,
632 .end = DAVINCI_ASP1_BASE + SZ_8K - 1,
633 .flags = IORESOURCE_MEM,
634 },
635 {
636 .start = DAVINCI_DMA_ASP1_TX,
637 .end = DAVINCI_DMA_ASP1_TX,
638 .flags = IORESOURCE_DMA,
639 },
640 {
641 .start = DAVINCI_DMA_ASP1_RX,
642 .end = DAVINCI_DMA_ASP1_RX,
643 .flags = IORESOURCE_DMA,
644 },
645};
646
647static struct platform_device dm355_asp1_device = {
bedad0ca 648 .name = "davinci-mcbsp",
61aa0732 649 .id = 1,
25acf553
C		 650 .num_resources = ARRAY_SIZE(dm355_asp1_resources),
651 .resource = dm355_asp1_resources,
652};
653
77c8b5fb
MK		 654static void dm355_ccdc_setup_pinmux(void)
655{
656 davinci_cfg_reg(DM355_VIN_PCLK);
657 davinci_cfg_reg(DM355_VIN_CAM_WEN);
658 davinci_cfg_reg(DM355_VIN_CAM_VD);
659 davinci_cfg_reg(DM355_VIN_CAM_HD);
660 davinci_cfg_reg(DM355_VIN_YIN_EN);
661 davinci_cfg_reg(DM355_VIN_CINL_EN);
662 davinci_cfg_reg(DM355_VIN_CINH_EN);
663}
664
51e68e27
MK		 665static struct resource dm355_vpss_resources[] = {
666 {
667 /* VPSS BL Base address */
668 .name = "vpss",
669 .start = 0x01c70800,
670 .end = 0x01c70800 + 0xff,
671 .flags = IORESOURCE_MEM,
672 },
673 {
674 /* VPSS CLK Base address */
675 .name = "vpss",
676 .start = 0x01c70000,
677 .end = 0x01c70000 + 0xf,
678 .flags = IORESOURCE_MEM,
679 },
680};
681
682static struct platform_device dm355_vpss_device = {
683 .name = "vpss",
684 .id = -1,
685 .dev.platform_data = "dm355_vpss",
686 .num_resources = ARRAY_SIZE(dm355_vpss_resources),
687 .resource = dm355_vpss_resources,
688};
689
690static struct resource vpfe_resources[] = {
691 {
692 .start = IRQ_VDINT0,
693 .end = IRQ_VDINT0,
694 .flags = IORESOURCE_IRQ,
695 },
696 {
697 .start = IRQ_VDINT1,
698 .end = IRQ_VDINT1,
699 .flags = IORESOURCE_IRQ,
700 },
77c8b5fb
MK		 701};
702
703static u64 vpfe_capture_dma_mask = DMA_BIT_MASK(32);
704static struct resource dm355_ccdc_resource[] = {
51e68e27
MK		 705 /* CCDC Base address */
706 {
707 .flags = IORESOURCE_MEM,
708 .start = 0x01c70600,
709 .end = 0x01c70600 + 0x1ff,
710 },
711};
77c8b5fb
MK		 712static struct platform_device dm355_ccdc_dev = {
713 .name = "dm355_ccdc",
714 .id = -1,
715 .num_resources = ARRAY_SIZE(dm355_ccdc_resource),
716 .resource = dm355_ccdc_resource,
717 .dev = {
718 .dma_mask = &vpfe_capture_dma_mask,
719 .coherent_dma_mask = DMA_BIT_MASK(32),
720 .platform_data = dm355_ccdc_setup_pinmux,
721 },
722};
51e68e27 723
51e68e27
MK		 724static struct platform_device vpfe_capture_dev = {
725 .name = CAPTURE_DRV_NAME,
726 .id = -1,
727 .num_resources = ARRAY_SIZE(vpfe_resources),
728 .resource = vpfe_resources,
729 .dev = {
730 .dma_mask = &vpfe_capture_dma_mask,
731 .coherent_dma_mask = DMA_BIT_MASK(32),
732 },
733};
734
62a2d6cd
LP		 735static struct resource dm355_osd_resources[] = {
736 {
737 .start = DM355_OSD_BASE,
738 .end = DM355_OSD_BASE + 0x17f,
739 .flags = IORESOURCE_MEM,
740 },
741};
742
743static struct platform_device dm355_osd_dev = {
744 .name = DM355_VPBE_OSD_SUBDEV_NAME,
745 .id = -1,
746 .num_resources = ARRAY_SIZE(dm355_osd_resources),
747 .resource = dm355_osd_resources,
748 .dev = {
749 .dma_mask = &vpfe_capture_dma_mask,
750 .coherent_dma_mask = DMA_BIT_MASK(32),
751 },
752};
753
754static struct resource dm355_venc_resources[] = {
755 {
756 .start = IRQ_VENCINT,
757 .end = IRQ_VENCINT,
758 .flags = IORESOURCE_IRQ,
759 },
760 /* venc registers io space */
761 {
762 .start = DM355_VENC_BASE,
763 .end = DM355_VENC_BASE + 0x17f,
764 .flags = IORESOURCE_MEM,
765 },
766 /* VDAC config register io space */
767 {
768 .start = DAVINCI_SYSTEM_MODULE_BASE + SYSMOD_VDAC_CONFIG,
769 .end = DAVINCI_SYSTEM_MODULE_BASE + SYSMOD_VDAC_CONFIG + 3,
770 .flags = IORESOURCE_MEM,
771 },
772};
773
774static struct resource dm355_v4l2_disp_resources[] = {
775 {
776 .start = IRQ_VENCINT,
777 .end = IRQ_VENCINT,
778 .flags = IORESOURCE_IRQ,
779 },
780 /* venc registers io space */
781 {
782 .start = DM355_VENC_BASE,
783 .end = DM355_VENC_BASE + 0x17f,
784 .flags = IORESOURCE_MEM,
785 },
786};
787
788static int dm355_vpbe_setup_pinmux(enum v4l2_mbus_pixelcode if_type,
789 int field)
790{
791 switch (if_type) {
792 case V4L2_MBUS_FMT_SGRBG8_1X8:
793 davinci_cfg_reg(DM355_VOUT_FIELD_G70);
794 break;
795 case V4L2_MBUS_FMT_YUYV10_1X20:
796 if (field)
797 davinci_cfg_reg(DM355_VOUT_FIELD);
798 else
799 davinci_cfg_reg(DM355_VOUT_FIELD_G70);
800 break;
801 default:
802 return -EINVAL;
803 }
804
805 davinci_cfg_reg(DM355_VOUT_COUTL_EN);
806 davinci_cfg_reg(DM355_VOUT_COUTH_EN);
807
808 return 0;
809}
810
811static int dm355_venc_setup_clock(enum vpbe_enc_timings_type type,
812 unsigned int pclock)
51e68e27 813{
62a2d6cd
LP		 814 void __iomem *vpss_clk_ctrl_reg;
815
816 vpss_clk_ctrl_reg = DAVINCI_SYSMOD_VIRT(SYSMOD_VPSS_CLKCTL);
817
818 switch (type) {
819 case VPBE_ENC_STD:
820 writel(VPSS_DACCLKEN_ENABLE | VPSS_VENCCLKEN_ENABLE,
821 vpss_clk_ctrl_reg);
822 break;
823 case VPBE_ENC_DV_TIMINGS:
824 if (pclock > 27000000)
825 /*
826 * For HD, use external clock source since we cannot
827 * support HD mode with internal clocks.
828 */
829 writel(VPSS_MUXSEL_EXTCLK_ENABLE, vpss_clk_ctrl_reg);
830 break;
831 default:
832 return -EINVAL;
833 }
834
835 return 0;
51e68e27
MK		 836}
837
62a2d6cd
LP		 838static struct platform_device dm355_vpbe_display = {
839 .name = "vpbe-v4l2",
840 .id = -1,
841 .num_resources = ARRAY_SIZE(dm355_v4l2_disp_resources),
842 .resource = dm355_v4l2_disp_resources,
843 .dev = {
844 .dma_mask = &vpfe_capture_dma_mask,
845 .coherent_dma_mask = DMA_BIT_MASK(32),
846 },
847};
848
9c559708 849static struct venc_platform_data dm355_venc_pdata = {
62a2d6cd
LP		 850 .setup_pinmux = dm355_vpbe_setup_pinmux,
851 .setup_clock = dm355_venc_setup_clock,
852};
853
854static struct platform_device dm355_venc_dev = {
855 .name = DM355_VPBE_VENC_SUBDEV_NAME,
856 .id = -1,
857 .num_resources = ARRAY_SIZE(dm355_venc_resources),
858 .resource = dm355_venc_resources,
859 .dev = {
860 .dma_mask = &vpfe_capture_dma_mask,
861 .coherent_dma_mask = DMA_BIT_MASK(32),
862 .platform_data = (void *)&dm355_venc_pdata,
863 },
864};
865
866static struct platform_device dm355_vpbe_dev = {
867 .name = "vpbe_controller",
868 .id = -1,
869 .dev = {
870 .dma_mask = &vpfe_capture_dma_mask,
871 .coherent_dma_mask = DMA_BIT_MASK(32),
872 },
873};
874
9cc1515c
PA		 875static struct resource dm355_gpio_resources[] = {
876 { /* registers */
877 .start = DAVINCI_GPIO_BASE,
878 .end = DAVINCI_GPIO_BASE + SZ_4K - 1,
879 .flags = IORESOURCE_MEM,
880 },
881 { /* interrupt */
882 .start = IRQ_DM355_GPIOBNK0,
883 .end = IRQ_DM355_GPIOBNK6,
884 .flags = IORESOURCE_IRQ,
885 },
886};
887
888static struct davinci_gpio_platform_data dm355_gpio_platform_data = {
889 .ngpio = 104,
9cc1515c
PA		 890};
891
892int __init dm355_gpio_register(void)
893{
894 return davinci_gpio_register(dm355_gpio_resources,
e462f1f5 895 ARRAY_SIZE(dm355_gpio_resources),
9cc1515c
PA		 896 &dm355_gpio_platform_data);
897}
95a3477f
KH		 898/*----------------------------------------------------------------------*/
899
79c3c0b7
MG		 900static struct map_desc dm355_io_desc[] = {
901 {
902 .virtual = IO_VIRT,
903 .pfn = __phys_to_pfn(IO_PHYS),
904 .length = IO_SIZE,
905 .type = MT_DEVICE
906 },
907};
908
b9ab1279
MG		 909/* Contents of JTAG ID register used to identify exact cpu type */
910static struct davinci_id dm355_ids[] = {
911 {
912 .variant = 0x0,
913 .part_no = 0xb73b,
914 .manufacturer = 0x00f,
915 .cpu_id = DAVINCI_CPU_ID_DM355,
916 .name = "dm355",
917 },
918};
919
e4c822c7 920static u32 dm355_psc_bases[] = { DAVINCI_PWR_SLEEP_CNTRL_BASE };
d81d188c 921
f64691b3
MG		 922/*
923 * T0_BOT: Timer 0, bottom: clockevent source for hrtimers
924 * T0_TOP: Timer 0, top : clocksource for generic timekeeping
925 * T1_BOT: Timer 1, bottom: (used by DSP in TI DSPLink code)
926 * T1_TOP: Timer 1, top : <unused>
927 */
28552c2e 928static struct davinci_timer_info dm355_timer_info = {
f64691b3
MG		 929 .timers = davinci_timer_instance,
930 .clockevent_id = T0_BOT,
931 .clocksource_id = T0_TOP,
932};
933
19955c3d 934static struct plat_serial8250_port dm355_serial0_platform_data[] = {
65e866a9
MG		 935 {
936 .mapbase = DAVINCI_UART0_BASE,
937 .irq = IRQ_UARTINT0,
938 .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST |
939 UPF_IOREMAP,
940 .iotype = UPIO_MEM,
941 .regshift = 2,
942 },
19955c3d
MP		 943 {
944 .flags = 0,
945 }
946};
947static struct plat_serial8250_port dm355_serial1_platform_data[] = {
65e866a9
MG		 948 {
949 .mapbase = DAVINCI_UART1_BASE,
950 .irq = IRQ_UARTINT1,
951 .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST |
952 UPF_IOREMAP,
953 .iotype = UPIO_MEM,
954 .regshift = 2,
955 },
19955c3d
MP		 956 {
957 .flags = 0,
958 }
959};
960static struct plat_serial8250_port dm355_serial2_platform_data[] = {
65e866a9
MG		 961 {
962 .mapbase = DM355_UART2_BASE,
963 .irq = IRQ_DM355_UARTINT2,
964 .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST |
965 UPF_IOREMAP,
966 .iotype = UPIO_MEM,
967 .regshift = 2,
968 },
969 {
19955c3d
MP		 970 .flags = 0,
971 }
65e866a9
MG		 972};
973
fcf7157b 974struct platform_device dm355_serial_device[] = {
19955c3d
MP		 975 {
976 .name = "serial8250",
977 .id = PLAT8250_DEV_PLATFORM,
978 .dev = {
979 .platform_data = dm355_serial0_platform_data,
980 }
981 },
982 {
983 .name = "serial8250",
984 .id = PLAT8250_DEV_PLATFORM1,
985 .dev = {
986 .platform_data = dm355_serial1_platform_data,
987 }
65e866a9 988 },
19955c3d
MP		 989 {
990 .name = "serial8250",
991 .id = PLAT8250_DEV_PLATFORM2,
992 .dev = {
993 .platform_data = dm355_serial2_platform_data,
994 }
995 },
996 {
997 }
65e866a9
MG		 998};
999
79c3c0b7
MG		 1000static struct davinci_soc_info davinci_soc_info_dm355 = {
1001 .io_desc = dm355_io_desc,
1002 .io_desc_num = ARRAY_SIZE(dm355_io_desc),
3347db83 1003 .jtag_id_reg = 0x01c40028,
b9ab1279
MG		 1004 .ids = dm355_ids,
1005 .ids_num = ARRAY_SIZE(dm355_ids),
66e0c399 1006 .cpu_clks = dm355_clks,
d81d188c
MG		 1007 .psc_bases = dm355_psc_bases,
1008 .psc_bases_num = ARRAY_SIZE(dm355_psc_bases),
779b0d53 1009 .pinmux_base = DAVINCI_SYSTEM_MODULE_BASE,
0e585952
MG		 1010 .pinmux_pins = dm355_pins,
1011 .pinmux_pins_num = ARRAY_SIZE(dm355_pins),
bd808947 1012 .intc_base = DAVINCI_ARM_INTC_BASE,
673dd36f
MG		 1013 .intc_type = DAVINCI_INTC_TYPE_AINTC,
1014 .intc_irq_prios = dm355_default_priorities,
1015 .intc_irq_num = DAVINCI_N_AINTC_IRQ,
f64691b3 1016 .timer_info = &dm355_timer_info,
0d04eb47
DB		 1017 .sram_dma = 0x00010000,
1018 .sram_len = SZ_32K,
79c3c0b7
MG		 1019};
1020
25acf553
C		 1021void __init dm355_init_asp1(u32 evt_enable, struct snd_platform_data *pdata)
1022{
1023 /* we don't use ASP1 IRQs, or we'd need to mux them ... */
1024 if (evt_enable & ASP1_TX_EVT_EN)
1025 davinci_cfg_reg(DM355_EVT8_ASP1_TX);
1026
1027 if (evt_enable & ASP1_RX_EVT_EN)
1028 davinci_cfg_reg(DM355_EVT9_ASP1_RX);
1029
1030 dm355_asp1_device.dev.platform_data = pdata;
1031 platform_device_register(&dm355_asp1_device);
1032}
1033
95a3477f
KH		 1034void __init dm355_init(void)
1035{
79c3c0b7 1036 davinci_common_init(&davinci_soc_info_dm355);
5cfb19ac 1037 davinci_map_sysmod();
95a3477f
KH		 1038}
1039
62a2d6cd
LP		 1040int __init dm355_init_video(struct vpfe_config *vpfe_cfg,
1041 struct vpbe_config *vpbe_cfg)
1042{
1043 if (vpfe_cfg || vpbe_cfg)
1044 platform_device_register(&dm355_vpss_device);
1045
1046 if (vpfe_cfg) {
1047 vpfe_capture_dev.dev.platform_data = vpfe_cfg;
1048 platform_device_register(&dm355_ccdc_dev);
1049 platform_device_register(&vpfe_capture_dev);
1050 }
1051
1052 if (vpbe_cfg) {
1053 dm355_vpbe_dev.dev.platform_data = vpbe_cfg;
1054 platform_device_register(&dm355_osd_dev);
1055 platform_device_register(&dm355_venc_dev);
1056 platform_device_register(&dm355_vpbe_dev);
1057 platform_device_register(&dm355_vpbe_display);
1058 }
1059
1060 return 0;
1061}
1062
95a3477f
KH		 1063static int __init dm355_init_devices(void)
1064{
1233090c
SN		 1065 int ret = 0;
1066
95a3477f
KH		 1067 if (!cpu_is_davinci_dm355())
1068 return 0;
1069
1070 davinci_cfg_reg(DM355_INT_EDMA_CC);
1071 platform_device_register(&dm355_edma_device);
51e68e27 1072
1233090c
SN		 1073 ret = davinci_init_wdt();
1074 if (ret)
1075 pr_warn("%s: watchdog init failed: %d\n", __func__, ret);
1076
1077 return ret;
95a3477f
KH		 1078}
1079postcore_initcall(dm355_init_devices);
Linux kernel - Deliverables
This page took 0.298511 seconds and 5 git commands to generate.