projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
DM365: Added PINMUX definitions for GPIO30..32
[deliverable/linux.git] / arch / arm / mach-davinci / dm365.c
CommitLineData
fb8fcb89
SP		 1/*
2 * TI DaVinci DM365 chip specific setup
3 *
4 * Copyright (C) 2009 Texas Instruments
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License as
8 * published by the Free Software Foundation version 2.
9 *
10 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
11 * kind, whether express or implied; without even the implied warranty
12 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 */
fb8fcb89
SP		 15#include <linux/init.h>
16#include <linux/clk.h>
17#include <linux/serial_8250.h>
18#include <linux/platform_device.h>
19#include <linux/dma-mapping.h>
20#include <linux/gpio.h>
a3e13e89 21#include <linux/spi/spi.h>
fb8fcb89
SP		 22
23#include <asm/mach/map.h>
24
25#include <mach/dm365.h>
fb8fcb89
SP		 26#include <mach/cputype.h>
27#include <mach/edma.h>
28#include <mach/psc.h>
29#include <mach/mux.h>
30#include <mach/irqs.h>
31#include <mach/time.h>
32#include <mach/serial.h>
33#include <mach/common.h>
e9ab3214 34#include <mach/asp.h>
990c09d5 35#include <mach/keyscan.h>
a3e13e89
SP		 36#include <mach/spi.h>
37
fb8fcb89
SP		 38
39#include "clock.h"
40#include "mux.h"
41
42#define DM365_REF_FREQ 24000000 /* 24 MHz on the DM365 EVM */
43
44static struct pll_data pll1_data = {
45 .num = 1,
46 .phys_base = DAVINCI_PLL1_BASE,
47 .flags = PLL_HAS_POSTDIV | PLL_HAS_PREDIV,
48};
49
50static struct pll_data pll2_data = {
51 .num = 2,
52 .phys_base = DAVINCI_PLL2_BASE,
53 .flags = PLL_HAS_POSTDIV | PLL_HAS_PREDIV,
54};
55
56static struct clk ref_clk = {
57 .name = "ref_clk",
58 .rate = DM365_REF_FREQ,
59};
60
61static struct clk pll1_clk = {
62 .name = "pll1",
63 .parent = &ref_clk,
64 .flags = CLK_PLL,
65 .pll_data = &pll1_data,
66};
67
68static struct clk pll1_aux_clk = {
69 .name = "pll1_aux_clk",
70 .parent = &pll1_clk,
71 .flags = CLK_PLL | PRE_PLL,
72};
73
74static struct clk pll1_sysclkbp = {
75 .name = "pll1_sysclkbp",
76 .parent = &pll1_clk,
77 .flags = CLK_PLL | PRE_PLL,
78 .div_reg = BPDIV
79};
80
81static struct clk clkout0_clk = {
82 .name = "clkout0",
83 .parent = &pll1_clk,
84 .flags = CLK_PLL | PRE_PLL,
85};
86
87static struct clk pll1_sysclk1 = {
88 .name = "pll1_sysclk1",
89 .parent = &pll1_clk,
90 .flags = CLK_PLL,
91 .div_reg = PLLDIV1,
92};
93
94static struct clk pll1_sysclk2 = {
95 .name = "pll1_sysclk2",
96 .parent = &pll1_clk,
97 .flags = CLK_PLL,
98 .div_reg = PLLDIV2,
99};
100
101static struct clk pll1_sysclk3 = {
102 .name = "pll1_sysclk3",
103 .parent = &pll1_clk,
104 .flags = CLK_PLL,
105 .div_reg = PLLDIV3,
106};
107
108static struct clk pll1_sysclk4 = {
109 .name = "pll1_sysclk4",
110 .parent = &pll1_clk,
111 .flags = CLK_PLL,
112 .div_reg = PLLDIV4,
113};
114
115static struct clk pll1_sysclk5 = {
116 .name = "pll1_sysclk5",
117 .parent = &pll1_clk,
118 .flags = CLK_PLL,
119 .div_reg = PLLDIV5,
120};
121
122static struct clk pll1_sysclk6 = {
123 .name = "pll1_sysclk6",
124 .parent = &pll1_clk,
125 .flags = CLK_PLL,
126 .div_reg = PLLDIV6,
127};
128
129static struct clk pll1_sysclk7 = {
130 .name = "pll1_sysclk7",
131 .parent = &pll1_clk,
132 .flags = CLK_PLL,
133 .div_reg = PLLDIV7,
134};
135
136static struct clk pll1_sysclk8 = {
137 .name = "pll1_sysclk8",
138 .parent = &pll1_clk,
139 .flags = CLK_PLL,
140 .div_reg = PLLDIV8,
141};
142
143static struct clk pll1_sysclk9 = {
144 .name = "pll1_sysclk9",
145 .parent = &pll1_clk,
146 .flags = CLK_PLL,
147 .div_reg = PLLDIV9,
148};
149
150static struct clk pll2_clk = {
151 .name = "pll2",
152 .parent = &ref_clk,
153 .flags = CLK_PLL,
154 .pll_data = &pll2_data,
155};
156
157static struct clk pll2_aux_clk = {
158 .name = "pll2_aux_clk",
159 .parent = &pll2_clk,
160 .flags = CLK_PLL | PRE_PLL,
161};
162
163static struct clk clkout1_clk = {
164 .name = "clkout1",
165 .parent = &pll2_clk,
166 .flags = CLK_PLL | PRE_PLL,
167};
168
169static struct clk pll2_sysclk1 = {
170 .name = "pll2_sysclk1",
171 .parent = &pll2_clk,
172 .flags = CLK_PLL,
173 .div_reg = PLLDIV1,
174};
175
176static struct clk pll2_sysclk2 = {
177 .name = "pll2_sysclk2",
178 .parent = &pll2_clk,
179 .flags = CLK_PLL,
180 .div_reg = PLLDIV2,
181};
182
183static struct clk pll2_sysclk3 = {
184 .name = "pll2_sysclk3",
185 .parent = &pll2_clk,
186 .flags = CLK_PLL,
187 .div_reg = PLLDIV3,
188};
189
190static struct clk pll2_sysclk4 = {
191 .name = "pll2_sysclk4",
192 .parent = &pll2_clk,
193 .flags = CLK_PLL,
194 .div_reg = PLLDIV4,
195};
196
197static struct clk pll2_sysclk5 = {
198 .name = "pll2_sysclk5",
199 .parent = &pll2_clk,
200 .flags = CLK_PLL,
201 .div_reg = PLLDIV5,
202};
203
204static struct clk pll2_sysclk6 = {
205 .name = "pll2_sysclk6",
206 .parent = &pll2_clk,
207 .flags = CLK_PLL,
208 .div_reg = PLLDIV6,
209};
210
211static struct clk pll2_sysclk7 = {
212 .name = "pll2_sysclk7",
213 .parent = &pll2_clk,
214 .flags = CLK_PLL,
215 .div_reg = PLLDIV7,
216};
217
218static struct clk pll2_sysclk8 = {
219 .name = "pll2_sysclk8",
220 .parent = &pll2_clk,
221 .flags = CLK_PLL,
222 .div_reg = PLLDIV8,
223};
224
225static struct clk pll2_sysclk9 = {
226 .name = "pll2_sysclk9",
227 .parent = &pll2_clk,
228 .flags = CLK_PLL,
229 .div_reg = PLLDIV9,
230};
231
232static struct clk vpss_dac_clk = {
233 .name = "vpss_dac",
234 .parent = &pll1_sysclk3,
235 .lpsc = DM365_LPSC_DAC_CLK,
236};
237
238static struct clk vpss_master_clk = {
239 .name = "vpss_master",
240 .parent = &pll1_sysclk5,
241 .lpsc = DM365_LPSC_VPSSMSTR,
242 .flags = CLK_PSC,
243};
244
245static struct clk arm_clk = {
246 .name = "arm_clk",
247 .parent = &pll2_sysclk2,
248 .lpsc = DAVINCI_LPSC_ARM,
249 .flags = ALWAYS_ENABLED,
250};
251
252static struct clk uart0_clk = {
253 .name = "uart0",
254 .parent = &pll1_aux_clk,
255 .lpsc = DAVINCI_LPSC_UART0,
256};
257
258static struct clk uart1_clk = {
259 .name = "uart1",
260 .parent = &pll1_sysclk4,
261 .lpsc = DAVINCI_LPSC_UART1,
262};
263
264static struct clk i2c_clk = {
265 .name = "i2c",
266 .parent = &pll1_aux_clk,
267 .lpsc = DAVINCI_LPSC_I2C,
268};
269
270static struct clk mmcsd0_clk = {
271 .name = "mmcsd0",
272 .parent = &pll1_sysclk8,
273 .lpsc = DAVINCI_LPSC_MMC_SD,
274};
275
276static struct clk mmcsd1_clk = {
277 .name = "mmcsd1",
278 .parent = &pll1_sysclk4,
279 .lpsc = DM365_LPSC_MMC_SD1,
280};
281
282static struct clk spi0_clk = {
283 .name = "spi0",
284 .parent = &pll1_sysclk4,
285 .lpsc = DAVINCI_LPSC_SPI,
286};
287
288static struct clk spi1_clk = {
289 .name = "spi1",
290 .parent = &pll1_sysclk4,
291 .lpsc = DM365_LPSC_SPI1,
292};
293
294static struct clk spi2_clk = {
295 .name = "spi2",
296 .parent = &pll1_sysclk4,
297 .lpsc = DM365_LPSC_SPI2,
298};
299
300static struct clk spi3_clk = {
301 .name = "spi3",
302 .parent = &pll1_sysclk4,
303 .lpsc = DM365_LPSC_SPI3,
304};
305
306static struct clk spi4_clk = {
307 .name = "spi4",
308 .parent = &pll1_aux_clk,
309 .lpsc = DM365_LPSC_SPI4,
310};
311
312static struct clk gpio_clk = {
313 .name = "gpio",
314 .parent = &pll1_sysclk4,
315 .lpsc = DAVINCI_LPSC_GPIO,
316};
317
318static struct clk aemif_clk = {
319 .name = "aemif",
320 .parent = &pll1_sysclk4,
321 .lpsc = DAVINCI_LPSC_AEMIF,
322};
323
324static struct clk pwm0_clk = {
325 .name = "pwm0",
326 .parent = &pll1_aux_clk,
327 .lpsc = DAVINCI_LPSC_PWM0,
328};
329
330static struct clk pwm1_clk = {
331 .name = "pwm1",
332 .parent = &pll1_aux_clk,
333 .lpsc = DAVINCI_LPSC_PWM1,
334};
335
336static struct clk pwm2_clk = {
337 .name = "pwm2",
338 .parent = &pll1_aux_clk,
339 .lpsc = DAVINCI_LPSC_PWM2,
340};
341
342static struct clk pwm3_clk = {
343 .name = "pwm3",
344 .parent = &ref_clk,
345 .lpsc = DM365_LPSC_PWM3,
346};
347
348static struct clk timer0_clk = {
349 .name = "timer0",
350 .parent = &pll1_aux_clk,
351 .lpsc = DAVINCI_LPSC_TIMER0,
352};
353
354static struct clk timer1_clk = {
355 .name = "timer1",
356 .parent = &pll1_aux_clk,
357 .lpsc = DAVINCI_LPSC_TIMER1,
358};
359
360static struct clk timer2_clk = {
361 .name = "timer2",
362 .parent = &pll1_aux_clk,
363 .lpsc = DAVINCI_LPSC_TIMER2,
364 .usecount = 1,
365};
366
367static struct clk timer3_clk = {
368 .name = "timer3",
369 .parent = &pll1_aux_clk,
370 .lpsc = DM365_LPSC_TIMER3,
371};
372
373static struct clk usb_clk = {
374 .name = "usb",
ed160672 375 .parent = &pll1_aux_clk,
fb8fcb89
SP		 376 .lpsc = DAVINCI_LPSC_USB,
377};
378
379static struct clk emac_clk = {
380 .name = "emac",
381 .parent = &pll1_sysclk4,
382 .lpsc = DM365_LPSC_EMAC,
383};
384
385static struct clk voicecodec_clk = {
386 .name = "voice_codec",
387 .parent = &pll2_sysclk4,
388 .lpsc = DM365_LPSC_VOICE_CODEC,
389};
390
391static struct clk asp0_clk = {
392 .name = "asp0",
393 .parent = &pll1_sysclk4,
394 .lpsc = DM365_LPSC_McBSP1,
395};
396
397static struct clk rto_clk = {
398 .name = "rto",
399 .parent = &pll1_sysclk4,
400 .lpsc = DM365_LPSC_RTO,
401};
402
403static struct clk mjcp_clk = {
404 .name = "mjcp",
405 .parent = &pll1_sysclk3,
406 .lpsc = DM365_LPSC_MJCP,
407};
408
08aca087 409static struct clk_lookup dm365_clks[] = {
fb8fcb89
SP		 410 CLK(NULL, "ref", &ref_clk),
411 CLK(NULL, "pll1", &pll1_clk),
412 CLK(NULL, "pll1_aux", &pll1_aux_clk),
413 CLK(NULL, "pll1_sysclkbp", &pll1_sysclkbp),
414 CLK(NULL, "clkout0", &clkout0_clk),
415 CLK(NULL, "pll1_sysclk1", &pll1_sysclk1),
416 CLK(NULL, "pll1_sysclk2", &pll1_sysclk2),
417 CLK(NULL, "pll1_sysclk3", &pll1_sysclk3),
418 CLK(NULL, "pll1_sysclk4", &pll1_sysclk4),
419 CLK(NULL, "pll1_sysclk5", &pll1_sysclk5),
420 CLK(NULL, "pll1_sysclk6", &pll1_sysclk6),
421 CLK(NULL, "pll1_sysclk7", &pll1_sysclk7),
422 CLK(NULL, "pll1_sysclk8", &pll1_sysclk8),
423 CLK(NULL, "pll1_sysclk9", &pll1_sysclk9),
424 CLK(NULL, "pll2", &pll2_clk),
425 CLK(NULL, "pll2_aux", &pll2_aux_clk),
426 CLK(NULL, "clkout1", &clkout1_clk),
427 CLK(NULL, "pll2_sysclk1", &pll2_sysclk1),
428 CLK(NULL, "pll2_sysclk2", &pll2_sysclk2),
429 CLK(NULL, "pll2_sysclk3", &pll2_sysclk3),
430 CLK(NULL, "pll2_sysclk4", &pll2_sysclk4),
431 CLK(NULL, "pll2_sysclk5", &pll2_sysclk5),
432 CLK(NULL, "pll2_sysclk6", &pll2_sysclk6),
433 CLK(NULL, "pll2_sysclk7", &pll2_sysclk7),
434 CLK(NULL, "pll2_sysclk8", &pll2_sysclk8),
435 CLK(NULL, "pll2_sysclk9", &pll2_sysclk9),
436 CLK(NULL, "vpss_dac", &vpss_dac_clk),
437 CLK(NULL, "vpss_master", &vpss_master_clk),
438 CLK(NULL, "arm", &arm_clk),
439 CLK(NULL, "uart0", &uart0_clk),
440 CLK(NULL, "uart1", &uart1_clk),
441 CLK("i2c_davinci.1", NULL, &i2c_clk),
442 CLK("davinci_mmc.0", NULL, &mmcsd0_clk),
443 CLK("davinci_mmc.1", NULL, &mmcsd1_clk),
444 CLK("spi_davinci.0", NULL, &spi0_clk),
445 CLK("spi_davinci.1", NULL, &spi1_clk),
446 CLK("spi_davinci.2", NULL, &spi2_clk),
447 CLK("spi_davinci.3", NULL, &spi3_clk),
448 CLK("spi_davinci.4", NULL, &spi4_clk),
449 CLK(NULL, "gpio", &gpio_clk),
450 CLK(NULL, "aemif", &aemif_clk),
451 CLK(NULL, "pwm0", &pwm0_clk),
452 CLK(NULL, "pwm1", &pwm1_clk),
453 CLK(NULL, "pwm2", &pwm2_clk),
454 CLK(NULL, "pwm3", &pwm3_clk),
455 CLK(NULL, "timer0", &timer0_clk),
456 CLK(NULL, "timer1", &timer1_clk),
457 CLK("watchdog", NULL, &timer2_clk),
458 CLK(NULL, "timer3", &timer3_clk),
459 CLK(NULL, "usb", &usb_clk),
460 CLK("davinci_emac.1", NULL, &emac_clk),
e89861e9 461 CLK("davinci_voicecodec", NULL, &voicecodec_clk),
e9ab3214 462 CLK("davinci-asp.0", NULL, &asp0_clk),
fb8fcb89
SP		 463 CLK(NULL, "rto", &rto_clk),
464 CLK(NULL, "mjcp", &mjcp_clk),
465 CLK(NULL, NULL, NULL),
466};
467
468/*----------------------------------------------------------------------*/
469
fb8fcb89
SP		 470#define INTMUX 0x18
471#define EVTMUX 0x1c
472
473
474static const struct mux_config dm365_pins[] = {
475#ifdef CONFIG_DAVINCI_MUX
476MUX_CFG(DM365, MMCSD0, 0, 24, 1, 0, false)
477
478MUX_CFG(DM365, SD1_CLK, 0, 16, 3, 1, false)
479MUX_CFG(DM365, SD1_CMD, 4, 30, 3, 1, false)
480MUX_CFG(DM365, SD1_DATA3, 4, 28, 3, 1, false)
481MUX_CFG(DM365, SD1_DATA2, 4, 26, 3, 1, false)
482MUX_CFG(DM365, SD1_DATA1, 4, 24, 3, 1, false)
483MUX_CFG(DM365, SD1_DATA0, 4, 22, 3, 1, false)
484
485MUX_CFG(DM365, I2C_SDA, 3, 23, 3, 2, false)
486MUX_CFG(DM365, I2C_SCL, 3, 21, 3, 2, false)
487
488MUX_CFG(DM365, AEMIF_AR, 2, 0, 3, 1, false)
489MUX_CFG(DM365, AEMIF_A3, 2, 2, 3, 1, false)
490MUX_CFG(DM365, AEMIF_A7, 2, 4, 3, 1, false)
491MUX_CFG(DM365, AEMIF_D15_8, 2, 6, 1, 1, false)
492MUX_CFG(DM365, AEMIF_CE0, 2, 7, 1, 0, false)
493
494MUX_CFG(DM365, MCBSP0_BDX, 0, 23, 1, 1, false)
495MUX_CFG(DM365, MCBSP0_X, 0, 22, 1, 1, false)
496MUX_CFG(DM365, MCBSP0_BFSX, 0, 21, 1, 1, false)
497MUX_CFG(DM365, MCBSP0_BDR, 0, 20, 1, 1, false)
498MUX_CFG(DM365, MCBSP0_R, 0, 19, 1, 1, false)
499MUX_CFG(DM365, MCBSP0_BFSR, 0, 18, 1, 1, false)
500
501MUX_CFG(DM365, SPI0_SCLK, 3, 28, 1, 1, false)
502MUX_CFG(DM365, SPI0_SDI, 3, 26, 3, 1, false)
503MUX_CFG(DM365, SPI0_SDO, 3, 25, 1, 1, false)
504MUX_CFG(DM365, SPI0_SDENA0, 3, 29, 3, 1, false)
505MUX_CFG(DM365, SPI0_SDENA1, 3, 26, 3, 2, false)
506
507MUX_CFG(DM365, UART0_RXD, 3, 20, 1, 1, false)
508MUX_CFG(DM365, UART0_TXD, 3, 19, 1, 1, false)
509MUX_CFG(DM365, UART1_RXD, 3, 17, 3, 2, false)
510MUX_CFG(DM365, UART1_TXD, 3, 15, 3, 2, false)
511MUX_CFG(DM365, UART1_RTS, 3, 23, 3, 1, false)
512MUX_CFG(DM365, UART1_CTS, 3, 21, 3, 1, false)
513
514MUX_CFG(DM365, EMAC_TX_EN, 3, 17, 3, 1, false)
515MUX_CFG(DM365, EMAC_TX_CLK, 3, 15, 3, 1, false)
516MUX_CFG(DM365, EMAC_COL, 3, 14, 1, 1, false)
517MUX_CFG(DM365, EMAC_TXD3, 3, 13, 1, 1, false)
518MUX_CFG(DM365, EMAC_TXD2, 3, 12, 1, 1, false)
519MUX_CFG(DM365, EMAC_TXD1, 3, 11, 1, 1, false)
520MUX_CFG(DM365, EMAC_TXD0, 3, 10, 1, 1, false)
521MUX_CFG(DM365, EMAC_RXD3, 3, 9, 1, 1, false)
522MUX_CFG(DM365, EMAC_RXD2, 3, 8, 1, 1, false)
523MUX_CFG(DM365, EMAC_RXD1, 3, 7, 1, 1, false)
524MUX_CFG(DM365, EMAC_RXD0, 3, 6, 1, 1, false)
525MUX_CFG(DM365, EMAC_RX_CLK, 3, 5, 1, 1, false)
526MUX_CFG(DM365, EMAC_RX_DV, 3, 4, 1, 1, false)
527MUX_CFG(DM365, EMAC_RX_ER, 3, 3, 1, 1, false)
528MUX_CFG(DM365, EMAC_CRS, 3, 2, 1, 1, false)
529MUX_CFG(DM365, EMAC_MDIO, 3, 1, 1, 1, false)
530MUX_CFG(DM365, EMAC_MDCLK, 3, 0, 1, 1, false)
9f513153 531
990c09d5 532MUX_CFG(DM365, KEYSCAN, 2, 0, 0x3f, 0x3f, false)
9f513153 533
af5dbaef
SP		 534MUX_CFG(DM365, PWM0, 1, 0, 3, 2, false)
535MUX_CFG(DM365, PWM0_G23, 3, 26, 3, 3, false)
536MUX_CFG(DM365, PWM1, 1, 2, 3, 2, false)
537MUX_CFG(DM365, PWM1_G25, 3, 29, 3, 2, false)
538MUX_CFG(DM365, PWM2_G87, 1, 10, 3, 2, false)
539MUX_CFG(DM365, PWM2_G88, 1, 8, 3, 2, false)
540MUX_CFG(DM365, PWM2_G89, 1, 6, 3, 2, false)
541MUX_CFG(DM365, PWM2_G90, 1, 4, 3, 2, false)
542MUX_CFG(DM365, PWM3_G80, 1, 20, 3, 3, false)
543MUX_CFG(DM365, PWM3_G81, 1, 18, 3, 3, false)
544MUX_CFG(DM365, PWM3_G85, 1, 14, 3, 2, false)
545MUX_CFG(DM365, PWM3_G86, 1, 12, 3, 2, false)
546
547MUX_CFG(DM365, SPI1_SCLK, 4, 2, 3, 1, false)
548MUX_CFG(DM365, SPI1_SDI, 3, 31, 1, 1, false)
549MUX_CFG(DM365, SPI1_SDO, 4, 0, 3, 1, false)
550MUX_CFG(DM365, SPI1_SDENA0, 4, 4, 3, 1, false)
551MUX_CFG(DM365, SPI1_SDENA1, 4, 0, 3, 2, false)
552
553MUX_CFG(DM365, SPI2_SCLK, 4, 10, 3, 1, false)
554MUX_CFG(DM365, SPI2_SDI, 4, 6, 3, 1, false)
555MUX_CFG(DM365, SPI2_SDO, 4, 8, 3, 1, false)
556MUX_CFG(DM365, SPI2_SDENA0, 4, 12, 3, 1, false)
557MUX_CFG(DM365, SPI2_SDENA1, 4, 8, 3, 2, false)
558
559MUX_CFG(DM365, SPI3_SCLK, 0, 0, 3, 2, false)
560MUX_CFG(DM365, SPI3_SDI, 0, 2, 3, 2, false)
561MUX_CFG(DM365, SPI3_SDO, 0, 6, 3, 2, false)
562MUX_CFG(DM365, SPI3_SDENA0, 0, 4, 3, 2, false)
563MUX_CFG(DM365, SPI3_SDENA1, 0, 6, 3, 3, false)
564
565MUX_CFG(DM365, SPI4_SCLK, 4, 18, 3, 1, false)
566MUX_CFG(DM365, SPI4_SDI, 4, 14, 3, 1, false)
567MUX_CFG(DM365, SPI4_SDO, 4, 16, 3, 1, false)
568MUX_CFG(DM365, SPI4_SDENA0, 4, 20, 3, 1, false)
569MUX_CFG(DM365, SPI4_SDENA1, 4, 16, 3, 2, false)
570
571MUX_CFG(DM365, GPIO20, 3, 21, 3, 0, false)
2168e76d
TK		 572MUX_CFG(DM365, GPIO30, 4, 6, 3, 0, false)
573MUX_CFG(DM365, GPIO31, 4, 8, 3, 0, false)
574MUX_CFG(DM365, GPIO32, 4, 10, 3, 0, false)
af5dbaef
SP		 575MUX_CFG(DM365, GPIO33, 4, 12, 3, 0, false)
576MUX_CFG(DM365, GPIO40, 4, 26, 3, 0, false)
ce100669 577MUX_CFG(DM365, GPIO64_57, 2, 6, 1, 0, false)
af5dbaef
SP		 578
579MUX_CFG(DM365, VOUT_FIELD, 1, 18, 3, 1, false)
580MUX_CFG(DM365, VOUT_FIELD_G81, 1, 18, 3, 0, false)
581MUX_CFG(DM365, VOUT_HVSYNC, 1, 16, 1, 0, false)
582MUX_CFG(DM365, VOUT_COUTL_EN, 1, 0, 0xff, 0x55, false)
583MUX_CFG(DM365, VOUT_COUTH_EN, 1, 8, 0xff, 0x55, false)
584MUX_CFG(DM365, VIN_CAM_WEN, 0, 14, 3, 0, false)
585MUX_CFG(DM365, VIN_CAM_VD, 0, 13, 1, 0, false)
586MUX_CFG(DM365, VIN_CAM_HD, 0, 12, 1, 0, false)
866d2869
SP		 587MUX_CFG(DM365, VIN_YIN4_7_EN, 0, 0, 0xff, 0, false)
588MUX_CFG(DM365, VIN_YIN0_3_EN, 0, 8, 0xf, 0, false)
af5dbaef 589
9f513153
SP		 590INT_CFG(DM365, INT_EDMA_CC, 2, 1, 1, false)
591INT_CFG(DM365, INT_EDMA_TC0_ERR, 3, 1, 1, false)
592INT_CFG(DM365, INT_EDMA_TC1_ERR, 4, 1, 1, false)
593INT_CFG(DM365, INT_EDMA_TC2_ERR, 22, 1, 1, false)
594INT_CFG(DM365, INT_EDMA_TC3_ERR, 23, 1, 1, false)
595INT_CFG(DM365, INT_PRTCSS, 10, 1, 1, false)
596INT_CFG(DM365, INT_EMAC_RXTHRESH, 14, 1, 1, false)
597INT_CFG(DM365, INT_EMAC_RXPULSE, 15, 1, 1, false)
598INT_CFG(DM365, INT_EMAC_TXPULSE, 16, 1, 1, false)
599INT_CFG(DM365, INT_EMAC_MISCPULSE, 17, 1, 1, false)
0c30e0d3
SP		 600INT_CFG(DM365, INT_IMX0_ENABLE, 0, 1, 0, false)
601INT_CFG(DM365, INT_IMX0_DISABLE, 0, 1, 1, false)
602INT_CFG(DM365, INT_HDVICP_ENABLE, 0, 1, 1, false)
603INT_CFG(DM365, INT_HDVICP_DISABLE, 0, 1, 0, false)
604INT_CFG(DM365, INT_IMX1_ENABLE, 24, 1, 1, false)
605INT_CFG(DM365, INT_IMX1_DISABLE, 24, 1, 0, false)
606INT_CFG(DM365, INT_NSF_ENABLE, 25, 1, 1, false)
607INT_CFG(DM365, INT_NSF_DISABLE, 25, 1, 0, false)
e9ab3214
MA		 608
609EVT_CFG(DM365, EVT2_ASP_TX, 0, 1, 0, false)
610EVT_CFG(DM365, EVT3_ASP_RX, 1, 1, 0, false)
e89861e9
MA		 611EVT_CFG(DM365, EVT2_VC_TX, 0, 1, 1, false)
612EVT_CFG(DM365, EVT3_VC_RX, 1, 1, 1, false)
fb8fcb89
SP		 613#endif
614};
615
a3e13e89
SP		 616static u64 dm365_spi0_dma_mask = DMA_BIT_MASK(32);
617
618static struct davinci_spi_platform_data dm365_spi0_pdata = {
619 .version = SPI_VERSION_1,
620 .num_chipselect = 2,
621 .clk_internal = 1,
622 .cs_hold = 1,
623 .intr_level = 0,
624 .poll_mode = 1, /* 0 -> interrupt mode 1-> polling mode */
625 .c2tdelay = 0,
626 .t2cdelay = 0,
627};
628
629static struct resource dm365_spi0_resources[] = {
630 {
631 .start = 0x01c66000,
632 .end = 0x01c667ff,
633 .flags = IORESOURCE_MEM,
634 },
635 {
636 .start = IRQ_DM365_SPIINT0_0,
637 .flags = IORESOURCE_IRQ,
638 },
639 {
640 .start = 17,
641 .flags = IORESOURCE_DMA,
642 },
643 {
644 .start = 16,
645 .flags = IORESOURCE_DMA,
646 },
647 {
648 .start = EVENTQ_3,
649 .flags = IORESOURCE_DMA,
650 },
651};
652
653static struct platform_device dm365_spi0_device = {
654 .name = "spi_davinci",
655 .id = 0,
656 .dev = {
657 .dma_mask = &dm365_spi0_dma_mask,
658 .coherent_dma_mask = DMA_BIT_MASK(32),
659 .platform_data = &dm365_spi0_pdata,
660 },
661 .num_resources = ARRAY_SIZE(dm365_spi0_resources),
662 .resource = dm365_spi0_resources,
663};
664
665void __init dm365_init_spi0(unsigned chipselect_mask,
666 struct spi_board_info *info, unsigned len)
667{
668 davinci_cfg_reg(DM365_SPI0_SCLK);
669 davinci_cfg_reg(DM365_SPI0_SDI);
670 davinci_cfg_reg(DM365_SPI0_SDO);
671
672 /* not all slaves will be wired up */
673 if (chipselect_mask & BIT(0))
674 davinci_cfg_reg(DM365_SPI0_SDENA0);
675 if (chipselect_mask & BIT(1))
676 davinci_cfg_reg(DM365_SPI0_SDENA1);
677
678 spi_register_board_info(info, len);
679
680 platform_device_register(&dm365_spi0_device);
681}
682
8ed0a9d4
SP		 683static struct emac_platform_data dm365_emac_pdata = {
684 .ctrl_reg_offset = DM365_EMAC_CNTRL_OFFSET,
685 .ctrl_mod_reg_offset = DM365_EMAC_CNTRL_MOD_OFFSET,
686 .ctrl_ram_offset = DM365_EMAC_CNTRL_RAM_OFFSET,
687 .mdio_reg_offset = DM365_EMAC_MDIO_OFFSET,
688 .ctrl_ram_size = DM365_EMAC_CNTRL_RAM_SIZE,
689 .version = EMAC_VERSION_2,
690};
691
692static struct resource dm365_emac_resources[] = {
693 {
694 .start = DM365_EMAC_BASE,
695 .end = DM365_EMAC_BASE + 0x47ff,
696 .flags = IORESOURCE_MEM,
697 },
698 {
699 .start = IRQ_DM365_EMAC_RXTHRESH,
700 .end = IRQ_DM365_EMAC_RXTHRESH,
701 .flags = IORESOURCE_IRQ,
702 },
703 {
704 .start = IRQ_DM365_EMAC_RXPULSE,
705 .end = IRQ_DM365_EMAC_RXPULSE,
706 .flags = IORESOURCE_IRQ,
707 },
708 {
709 .start = IRQ_DM365_EMAC_TXPULSE,
710 .end = IRQ_DM365_EMAC_TXPULSE,
711 .flags = IORESOURCE_IRQ,
712 },
713 {
714 .start = IRQ_DM365_EMAC_MISCPULSE,
715 .end = IRQ_DM365_EMAC_MISCPULSE,
716 .flags = IORESOURCE_IRQ,
717 },
718};
719
720static struct platform_device dm365_emac_device = {
721 .name = "davinci_emac",
722 .id = 1,
723 .dev = {
724 .platform_data = &dm365_emac_pdata,
725 },
726 .num_resources = ARRAY_SIZE(dm365_emac_resources),
727 .resource = dm365_emac_resources,
728};
fb8fcb89
SP		 729
730static u8 dm365_default_priorities[DAVINCI_N_AINTC_IRQ] = {
731 [IRQ_VDINT0] = 2,
732 [IRQ_VDINT1] = 6,
733 [IRQ_VDINT2] = 6,
734 [IRQ_HISTINT] = 6,
735 [IRQ_H3AINT] = 6,
736 [IRQ_PRVUINT] = 6,
737 [IRQ_RSZINT] = 6,
738 [IRQ_DM365_INSFINT] = 7,
739 [IRQ_VENCINT] = 6,
740 [IRQ_ASQINT] = 6,
741 [IRQ_IMXINT] = 6,
742 [IRQ_DM365_IMCOPINT] = 4,
743 [IRQ_USBINT] = 4,
744 [IRQ_DM365_RTOINT] = 7,
745 [IRQ_DM365_TINT5] = 7,
746 [IRQ_DM365_TINT6] = 5,
747 [IRQ_CCINT0] = 5,
748 [IRQ_CCERRINT] = 5,
749 [IRQ_TCERRINT0] = 5,
750 [IRQ_TCERRINT] = 7,
751 [IRQ_PSCIN] = 4,
752 [IRQ_DM365_SPINT2_1] = 7,
753 [IRQ_DM365_TINT7] = 7,
754 [IRQ_DM365_SDIOINT0] = 7,
755 [IRQ_MBXINT] = 7,
756 [IRQ_MBRINT] = 7,
757 [IRQ_MMCINT] = 7,
758 [IRQ_DM365_MMCINT1] = 7,
759 [IRQ_DM365_PWMINT3] = 7,
fb8fcb89
SP		 760 [IRQ_AEMIFINT] = 2,
761 [IRQ_DM365_SDIOINT1] = 2,
762 [IRQ_TINT0_TINT12] = 7,
763 [IRQ_TINT0_TINT34] = 7,
764 [IRQ_TINT1_TINT12] = 7,
765 [IRQ_TINT1_TINT34] = 7,
766 [IRQ_PWMINT0] = 7,
767 [IRQ_PWMINT1] = 3,
768 [IRQ_PWMINT2] = 3,
769 [IRQ_I2C] = 3,
770 [IRQ_UARTINT0] = 3,
771 [IRQ_UARTINT1] = 3,
99381b4f 772 [IRQ_DM365_RTCINT] = 3,
fb8fcb89
SP		 773 [IRQ_DM365_SPIINT0_0] = 3,
774 [IRQ_DM365_SPIINT3_0] = 3,
775 [IRQ_DM365_GPIO0] = 3,
776 [IRQ_DM365_GPIO1] = 7,
777 [IRQ_DM365_GPIO2] = 4,
778 [IRQ_DM365_GPIO3] = 4,
779 [IRQ_DM365_GPIO4] = 7,
780 [IRQ_DM365_GPIO5] = 7,
781 [IRQ_DM365_GPIO6] = 7,
782 [IRQ_DM365_GPIO7] = 7,
783 [IRQ_DM365_EMAC_RXTHRESH] = 7,
784 [IRQ_DM365_EMAC_RXPULSE] = 7,
785 [IRQ_DM365_EMAC_TXPULSE] = 7,
786 [IRQ_DM365_EMAC_MISCPULSE] = 7,
787 [IRQ_DM365_GPIO12] = 7,
788 [IRQ_DM365_GPIO13] = 7,
789 [IRQ_DM365_GPIO14] = 7,
790 [IRQ_DM365_GPIO15] = 7,
791 [IRQ_DM365_KEYINT] = 7,
792 [IRQ_DM365_TCERRINT2] = 7,
793 [IRQ_DM365_TCERRINT3] = 7,
794 [IRQ_DM365_EMUINT] = 7,
795};
796
15061b5d
SP		 797/* Four Transfer Controllers on DM365 */
798static const s8
799dm365_queue_tc_mapping[][2] = {
800 /* {event queue no, TC no} */
801 {0, 0},
802 {1, 1},
803 {2, 2},
804 {3, 3},
805 {-1, -1},
806};
807
808static const s8
809dm365_queue_priority_mapping[][2] = {
810 /* {event queue no, Priority} */
811 {0, 7},
812 {1, 7},
813 {2, 7},
814 {3, 0},
815 {-1, -1},
816};
817
818static struct edma_soc_info dm365_edma_info[] = {
819 {
820 .n_channel = 64,
821 .n_region = 4,
822 .n_slot = 256,
823 .n_tc = 4,
824 .n_cc = 1,
825 .queue_tc_mapping = dm365_queue_tc_mapping,
826 .queue_priority_mapping = dm365_queue_priority_mapping,
7307d093 827 .default_queue = EVENTQ_3,
15061b5d
SP		 828 },
829};
830
831static struct resource edma_resources[] = {
832 {
833 .name = "edma_cc0",
834 .start = 0x01c00000,
835 .end = 0x01c00000 + SZ_64K - 1,
836 .flags = IORESOURCE_MEM,
837 },
838 {
839 .name = "edma_tc0",
840 .start = 0x01c10000,
841 .end = 0x01c10000 + SZ_1K - 1,
842 .flags = IORESOURCE_MEM,
843 },
844 {
845 .name = "edma_tc1",
846 .start = 0x01c10400,
847 .end = 0x01c10400 + SZ_1K - 1,
848 .flags = IORESOURCE_MEM,
849 },
850 {
851 .name = "edma_tc2",
852 .start = 0x01c10800,
853 .end = 0x01c10800 + SZ_1K - 1,
854 .flags = IORESOURCE_MEM,
855 },
856 {
857 .name = "edma_tc3",
858 .start = 0x01c10c00,
859 .end = 0x01c10c00 + SZ_1K - 1,
860 .flags = IORESOURCE_MEM,
861 },
862 {
863 .name = "edma0",
864 .start = IRQ_CCINT0,
865 .flags = IORESOURCE_IRQ,
866 },
867 {
868 .name = "edma0_err",
869 .start = IRQ_CCERRINT,
870 .flags = IORESOURCE_IRQ,
871 },
872 /* not using TC*_ERR */
873};
874
875static struct platform_device dm365_edma_device = {
876 .name = "edma",
877 .id = 0,
878 .dev.platform_data = dm365_edma_info,
879 .num_resources = ARRAY_SIZE(edma_resources),
880 .resource = edma_resources,
881};
882
e9ab3214
MA		 883static struct resource dm365_asp_resources[] = {
884 {
885 .start = DAVINCI_DM365_ASP0_BASE,
886 .end = DAVINCI_DM365_ASP0_BASE + SZ_8K - 1,
887 .flags = IORESOURCE_MEM,
888 },
889 {
890 .start = DAVINCI_DMA_ASP0_TX,
891 .end = DAVINCI_DMA_ASP0_TX,
892 .flags = IORESOURCE_DMA,
893 },
894 {
895 .start = DAVINCI_DMA_ASP0_RX,
896 .end = DAVINCI_DMA_ASP0_RX,
897 .flags = IORESOURCE_DMA,
898 },
899};
900
901static struct platform_device dm365_asp_device = {
902 .name = "davinci-asp",
903 .id = 0,
904 .num_resources = ARRAY_SIZE(dm365_asp_resources),
905 .resource = dm365_asp_resources,
906};
907
e89861e9
MA		 908static struct resource dm365_vc_resources[] = {
909 {
910 .start = DAVINCI_DM365_VC_BASE,
911 .end = DAVINCI_DM365_VC_BASE + SZ_1K - 1,
912 .flags = IORESOURCE_MEM,
913 },
914 {
915 .start = DAVINCI_DMA_VC_TX,
916 .end = DAVINCI_DMA_VC_TX,
917 .flags = IORESOURCE_DMA,
918 },
919 {
920 .start = DAVINCI_DMA_VC_RX,
921 .end = DAVINCI_DMA_VC_RX,
922 .flags = IORESOURCE_DMA,
923 },
924};
925
926static struct platform_device dm365_vc_device = {
927 .name = "davinci_voicecodec",
928 .id = -1,
929 .num_resources = ARRAY_SIZE(dm365_vc_resources),
930 .resource = dm365_vc_resources,
931};
932
99381b4f
MA		 933static struct resource dm365_rtc_resources[] = {
934 {
935 .start = DM365_RTC_BASE,
936 .end = DM365_RTC_BASE + SZ_1K - 1,
937 .flags = IORESOURCE_MEM,
938 },
939 {
940 .start = IRQ_DM365_RTCINT,
941 .flags = IORESOURCE_IRQ,
942 },
943};
944
945static struct platform_device dm365_rtc_device = {
946 .name = "rtc_davinci",
947 .id = 0,
948 .num_resources = ARRAY_SIZE(dm365_rtc_resources),
949 .resource = dm365_rtc_resources,
950};
951
fb8fcb89
SP		 952static struct map_desc dm365_io_desc[] = {
953 {
954 .virtual = IO_VIRT,
955 .pfn = __phys_to_pfn(IO_PHYS),
956 .length = IO_SIZE,
957 .type = MT_DEVICE
958 },
959 {
960 .virtual = SRAM_VIRT,
961 .pfn = __phys_to_pfn(0x00010000),
962 .length = SZ_32K,
963 /* MT_MEMORY_NONCACHED requires supersection alignment */
964 .type = MT_DEVICE,
965 },
966};
967
990c09d5
MA		 968static struct resource dm365_ks_resources[] = {
969 {
970 /* registers */
971 .start = DM365_KEYSCAN_BASE,
972 .end = DM365_KEYSCAN_BASE + SZ_1K - 1,
973 .flags = IORESOURCE_MEM,
974 },
975 {
976 /* interrupt */
977 .start = IRQ_DM365_KEYINT,
978 .end = IRQ_DM365_KEYINT,
979 .flags = IORESOURCE_IRQ,
980 },
981};
982
983static struct platform_device dm365_ks_device = {
984 .name = "davinci_keyscan",
985 .id = 0,
986 .num_resources = ARRAY_SIZE(dm365_ks_resources),
987 .resource = dm365_ks_resources,
988};
989
fb8fcb89
SP		 990/* Contents of JTAG ID register used to identify exact cpu type */
991static struct davinci_id dm365_ids[] = {
992 {
993 .variant = 0x0,
994 .part_no = 0xb83e,
995 .manufacturer = 0x017,
996 .cpu_id = DAVINCI_CPU_ID_DM365,
cc36e97b
SP		 997 .name = "dm365_rev1.1",
998 },
999 {
1000 .variant = 0x8,
1001 .part_no = 0xb83e,
1002 .manufacturer = 0x017,
1003 .cpu_id = DAVINCI_CPU_ID_DM365,
1004 .name = "dm365_rev1.2",
fb8fcb89
SP		 1005 },
1006};
1007
e4c822c7 1008static u32 dm365_psc_bases[] = { DAVINCI_PWR_SLEEP_CNTRL_BASE };
fb8fcb89 1009
28552c2e 1010static struct davinci_timer_info dm365_timer_info = {
fb8fcb89
SP		 1011 .timers = davinci_timer_instance,
1012 .clockevent_id = T0_BOT,
1013 .clocksource_id = T0_TOP,
1014};
1015
1016static struct plat_serial8250_port dm365_serial_platform_data[] = {
1017 {
1018 .mapbase = DAVINCI_UART0_BASE,
1019 .irq = IRQ_UARTINT0,
1020 .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST |
1021 UPF_IOREMAP,
1022 .iotype = UPIO_MEM,
1023 .regshift = 2,
1024 },
1025 {
1026 .mapbase = DAVINCI_UART1_BASE,
1027 .irq = IRQ_UARTINT1,
1028 .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST |
1029 UPF_IOREMAP,
1030 .iotype = UPIO_MEM,
1031 .regshift = 2,
1032 },
1033 {
1034 .flags = 0
1035 },
1036};
1037
1038static struct platform_device dm365_serial_device = {
1039 .name = "serial8250",
1040 .id = PLAT8250_DEV_PLATFORM,
1041 .dev = {
1042 .platform_data = dm365_serial_platform_data,
1043 },
1044};
1045
1046static struct davinci_soc_info davinci_soc_info_dm365 = {
1047 .io_desc = dm365_io_desc,
1048 .io_desc_num = ARRAY_SIZE(dm365_io_desc),
3347db83 1049 .jtag_id_reg = 0x01c40028,
fb8fcb89
SP		 1050 .ids = dm365_ids,
1051 .ids_num = ARRAY_SIZE(dm365_ids),
1052 .cpu_clks = dm365_clks,
1053 .psc_bases = dm365_psc_bases,
1054 .psc_bases_num = ARRAY_SIZE(dm365_psc_bases),
779b0d53 1055 .pinmux_base = DAVINCI_SYSTEM_MODULE_BASE,
fb8fcb89
SP		 1056 .pinmux_pins = dm365_pins,
1057 .pinmux_pins_num = ARRAY_SIZE(dm365_pins),
bd808947 1058 .intc_base = DAVINCI_ARM_INTC_BASE,
fb8fcb89
SP		 1059 .intc_type = DAVINCI_INTC_TYPE_AINTC,
1060 .intc_irq_prios = dm365_default_priorities,
1061 .intc_irq_num = DAVINCI_N_AINTC_IRQ,
1062 .timer_info = &dm365_timer_info,
686b634a 1063 .gpio_type = GPIO_TYPE_DAVINCI,
b8d44293 1064 .gpio_base = DAVINCI_GPIO_BASE,
fb8fcb89 1065 .gpio_num = 104,
7a36071e
DB		 1066 .gpio_irq = IRQ_DM365_GPIO0,
1067 .gpio_unbanked = 8, /* really 16 ... skip muxed GPIOs */
fb8fcb89 1068 .serial_dev = &dm365_serial_device,
8ed0a9d4 1069 .emac_pdata = &dm365_emac_pdata,
fb8fcb89
SP		 1070 .sram_dma = 0x00010000,
1071 .sram_len = SZ_32K,
c78a5bc2 1072 .reset_device = &davinci_wdt_device,
fb8fcb89
SP		 1073};
1074
e9ab3214
MA		 1075void __init dm365_init_asp(struct snd_platform_data *pdata)
1076{
1077 davinci_cfg_reg(DM365_MCBSP0_BDX);
1078 davinci_cfg_reg(DM365_MCBSP0_X);
1079 davinci_cfg_reg(DM365_MCBSP0_BFSX);
1080 davinci_cfg_reg(DM365_MCBSP0_BDR);
1081 davinci_cfg_reg(DM365_MCBSP0_R);
1082 davinci_cfg_reg(DM365_MCBSP0_BFSR);
1083 davinci_cfg_reg(DM365_EVT2_ASP_TX);
1084 davinci_cfg_reg(DM365_EVT3_ASP_RX);
1085 dm365_asp_device.dev.platform_data = pdata;
1086 platform_device_register(&dm365_asp_device);
1087}
1088
e89861e9
MA		 1089void __init dm365_init_vc(struct snd_platform_data *pdata)
1090{
1091 davinci_cfg_reg(DM365_EVT2_VC_TX);
1092 davinci_cfg_reg(DM365_EVT3_VC_RX);
1093 dm365_vc_device.dev.platform_data = pdata;
1094 platform_device_register(&dm365_vc_device);
1095}
1096
990c09d5
MA		 1097void __init dm365_init_ks(struct davinci_ks_platform_data *pdata)
1098{
990c09d5
MA		 1099 dm365_ks_device.dev.platform_data = pdata;
1100 platform_device_register(&dm365_ks_device);
1101}
1102
99381b4f
MA		 1103void __init dm365_init_rtc(void)
1104{
1105 davinci_cfg_reg(DM365_INT_PRTCSS);
1106 platform_device_register(&dm365_rtc_device);
1107}
1108
fb8fcb89
SP		 1109void __init dm365_init(void)
1110{
1111 davinci_common_init(&davinci_soc_info_dm365);
1112}
8ed0a9d4 1113
f2a4c59d
MK		 1114static struct resource dm365_vpss_resources[] = {
1115 {
1116 /* VPSS ISP5 Base address */
1117 .name = "isp5",
1118 .start = 0x01c70000,
1119 .end = 0x01c70000 + 0xff,
1120 .flags = IORESOURCE_MEM,
1121 },
1122 {
1123 /* VPSS CLK Base address */
1124 .name = "vpss",
1125 .start = 0x01c70200,
1126 .end = 0x01c70200 + 0xff,
1127 .flags = IORESOURCE_MEM,
1128 },
1129};
1130
1131static struct platform_device dm365_vpss_device = {
1132 .name = "vpss",
1133 .id = -1,
1134 .dev.platform_data = "dm365_vpss",
1135 .num_resources = ARRAY_SIZE(dm365_vpss_resources),
1136 .resource = dm365_vpss_resources,
1137};
1138
1139static struct resource vpfe_resources[] = {
1140 {
1141 .start = IRQ_VDINT0,
1142 .end = IRQ_VDINT0,
1143 .flags = IORESOURCE_IRQ,
1144 },
1145 {
1146 .start = IRQ_VDINT1,
1147 .end = IRQ_VDINT1,
1148 .flags = IORESOURCE_IRQ,
1149 },
1150};
1151
1152static u64 vpfe_capture_dma_mask = DMA_BIT_MASK(32);
1153static struct platform_device vpfe_capture_dev = {
1154 .name = CAPTURE_DRV_NAME,
1155 .id = -1,
1156 .num_resources = ARRAY_SIZE(vpfe_resources),
1157 .resource = vpfe_resources,
1158 .dev = {
1159 .dma_mask = &vpfe_capture_dma_mask,
1160 .coherent_dma_mask = DMA_BIT_MASK(32),
1161 },
1162};
1163
1164static void dm365_isif_setup_pinmux(void)
1165{
1166 davinci_cfg_reg(DM365_VIN_CAM_WEN);
1167 davinci_cfg_reg(DM365_VIN_CAM_VD);
1168 davinci_cfg_reg(DM365_VIN_CAM_HD);
1169 davinci_cfg_reg(DM365_VIN_YIN4_7_EN);
1170 davinci_cfg_reg(DM365_VIN_YIN0_3_EN);
1171}
1172
1173static struct resource isif_resource[] = {
1174 /* ISIF Base address */
1175 {
1176 .start = 0x01c71000,
1177 .end = 0x01c71000 + 0x1ff,
1178 .flags = IORESOURCE_MEM,
1179 },
1180 /* ISIF Linearization table 0 */
1181 {
1182 .start = 0x1C7C000,
1183 .end = 0x1C7C000 + 0x2ff,
1184 .flags = IORESOURCE_MEM,
1185 },
1186 /* ISIF Linearization table 1 */
1187 {
1188 .start = 0x1C7C400,
1189 .end = 0x1C7C400 + 0x2ff,
1190 .flags = IORESOURCE_MEM,
1191 },
1192};
1193static struct platform_device dm365_isif_dev = {
1194 .name = "isif",
1195 .id = -1,
1196 .num_resources = ARRAY_SIZE(isif_resource),
1197 .resource = isif_resource,
1198 .dev = {
1199 .dma_mask = &vpfe_capture_dma_mask,
1200 .coherent_dma_mask = DMA_BIT_MASK(32),
1201 .platform_data = dm365_isif_setup_pinmux,
1202 },
1203};
1204
8ed0a9d4
SP		 1205static int __init dm365_init_devices(void)
1206{
1207 if (!cpu_is_davinci_dm365())
1208 return 0;
1209
15061b5d
SP		 1210 davinci_cfg_reg(DM365_INT_EDMA_CC);
1211 platform_device_register(&dm365_edma_device);
8ed0a9d4 1212 platform_device_register(&dm365_emac_device);
f2a4c59d
MK		 1213 /* Add isif clock alias */
1214 clk_add_alias("master", dm365_isif_dev.name, "vpss_master", NULL);
1215 platform_device_register(&dm365_vpss_device);
1216 platform_device_register(&dm365_isif_dev);
1217 platform_device_register(&vpfe_capture_dev);
8ed0a9d4
SP		 1218 return 0;
1219}
1220postcore_initcall(dm365_init_devices);
f2a4c59d
MK		 1221
1222void dm365_set_vpfe_config(struct vpfe_config *cfg)
1223{
1224 vpfe_capture_dev.dev.platform_data = cfg;
1225}
Linux kernel - Deliverables
This page took 0.118722 seconds and 5 git commands to generate.