Commit | Line | Data |
---|---|---|
3db3ae5e KK |
1 | /* linux/arch/arm/mach-exynos4/dev-audio.c |
2 | * | |
3 | * Copyright (c) 2011 Samsung Electronics Co., Ltd. | |
4 | * http://www.samsung.com | |
460ed699 JB |
5 | * |
6 | * Copyright (c) 2010 Samsung Electronics Co. Ltd | |
7 | * Jaswinder Singh <jassi.brar@samsung.com> | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or modify | |
10 | * it under the terms of the GNU General Public License version 2 as | |
11 | * published by the Free Software Foundation. | |
12 | */ | |
13 | ||
14 | #include <linux/platform_device.h> | |
15 | #include <linux/dma-mapping.h> | |
16 | #include <linux/gpio.h> | |
f034d85e | 17 | #include <linux/platform_data/asoc-s3c.h> |
460ed699 JB |
18 | |
19 | #include <plat/gpio-cfg.h> | |
460ed699 JB |
20 | |
21 | #include <mach/map.h> | |
22 | #include <mach/dma.h> | |
23 | #include <mach/irqs.h> | |
6ccb2aed KK |
24 | |
25 | #define EXYNOS4_AUDSS_INT_MEM (0x03000000) | |
460ed699 | 26 | |
3db3ae5e | 27 | static int exynos4_cfg_i2s(struct platform_device *pdev) |
460ed699 JB |
28 | { |
29 | /* configure GPIO for i2s port */ | |
30 | switch (pdev->id) { | |
31 | case 0: | |
3db3ae5e | 32 | s3c_gpio_cfgpin_range(EXYNOS4_GPZ(0), 7, S3C_GPIO_SFN(2)); |
460ed699 JB |
33 | break; |
34 | case 1: | |
3db3ae5e | 35 | s3c_gpio_cfgpin_range(EXYNOS4_GPC0(0), 5, S3C_GPIO_SFN(2)); |
460ed699 JB |
36 | break; |
37 | case 2: | |
3db3ae5e | 38 | s3c_gpio_cfgpin_range(EXYNOS4_GPC1(0), 5, S3C_GPIO_SFN(4)); |
460ed699 JB |
39 | break; |
40 | default: | |
41 | printk(KERN_ERR "Invalid Device %d\n", pdev->id); | |
42 | return -EINVAL; | |
43 | } | |
44 | ||
45 | return 0; | |
46 | } | |
47 | ||
48 | static struct s3c_audio_pdata i2sv5_pdata = { | |
3db3ae5e | 49 | .cfg_gpio = exynos4_cfg_i2s, |
460ed699 JB |
50 | .type = { |
51 | .i2s = { | |
52 | .quirks = QUIRK_PRI_6CHAN | QUIRK_SEC_DAI | |
53 | | QUIRK_NEED_RSTCLR, | |
2839cc1e | 54 | .idma_addr = EXYNOS4_AUDSS_INT_MEM, |
460ed699 JB |
55 | }, |
56 | }, | |
57 | }; | |
58 | ||
3db3ae5e | 59 | static struct resource exynos4_i2s0_resource[] = { |
d1e819e5 TB |
60 | [0] = DEFINE_RES_MEM(EXYNOS4_PA_I2S0, SZ_256), |
61 | [1] = DEFINE_RES_DMA(DMACH_I2S0_TX), | |
62 | [2] = DEFINE_RES_DMA(DMACH_I2S0_RX), | |
63 | [3] = DEFINE_RES_DMA(DMACH_I2S0S_TX), | |
460ed699 JB |
64 | }; |
65 | ||
3db3ae5e | 66 | struct platform_device exynos4_device_i2s0 = { |
460ed699 JB |
67 | .name = "samsung-i2s", |
68 | .id = 0, | |
3db3ae5e KK |
69 | .num_resources = ARRAY_SIZE(exynos4_i2s0_resource), |
70 | .resource = exynos4_i2s0_resource, | |
460ed699 JB |
71 | .dev = { |
72 | .platform_data = &i2sv5_pdata, | |
73 | }, | |
74 | }; | |
75 | ||
460ed699 | 76 | static struct s3c_audio_pdata i2sv3_pdata = { |
3db3ae5e | 77 | .cfg_gpio = exynos4_cfg_i2s, |
460ed699 JB |
78 | .type = { |
79 | .i2s = { | |
80 | .quirks = QUIRK_NO_MUXPSR, | |
460ed699 JB |
81 | }, |
82 | }, | |
83 | }; | |
84 | ||
3db3ae5e | 85 | static struct resource exynos4_i2s1_resource[] = { |
d1e819e5 TB |
86 | [0] = DEFINE_RES_MEM(EXYNOS4_PA_I2S1, SZ_256), |
87 | [1] = DEFINE_RES_DMA(DMACH_I2S1_TX), | |
88 | [2] = DEFINE_RES_DMA(DMACH_I2S1_RX), | |
460ed699 JB |
89 | }; |
90 | ||
3db3ae5e | 91 | struct platform_device exynos4_device_i2s1 = { |
460ed699 JB |
92 | .name = "samsung-i2s", |
93 | .id = 1, | |
3db3ae5e KK |
94 | .num_resources = ARRAY_SIZE(exynos4_i2s1_resource), |
95 | .resource = exynos4_i2s1_resource, | |
460ed699 JB |
96 | .dev = { |
97 | .platform_data = &i2sv3_pdata, | |
98 | }, | |
99 | }; | |
100 | ||
3db3ae5e | 101 | static struct resource exynos4_i2s2_resource[] = { |
d1e819e5 TB |
102 | [0] = DEFINE_RES_MEM(EXYNOS4_PA_I2S2, SZ_256), |
103 | [1] = DEFINE_RES_DMA(DMACH_I2S2_TX), | |
104 | [2] = DEFINE_RES_DMA(DMACH_I2S2_RX), | |
460ed699 JB |
105 | }; |
106 | ||
3db3ae5e | 107 | struct platform_device exynos4_device_i2s2 = { |
460ed699 JB |
108 | .name = "samsung-i2s", |
109 | .id = 2, | |
3db3ae5e KK |
110 | .num_resources = ARRAY_SIZE(exynos4_i2s2_resource), |
111 | .resource = exynos4_i2s2_resource, | |
460ed699 JB |
112 | .dev = { |
113 | .platform_data = &i2sv3_pdata, | |
114 | }, | |
115 | }; | |
116 | ||
117 | /* PCM Controller platform_devices */ | |
118 | ||
3db3ae5e | 119 | static int exynos4_pcm_cfg_gpio(struct platform_device *pdev) |
460ed699 JB |
120 | { |
121 | switch (pdev->id) { | |
122 | case 0: | |
3db3ae5e | 123 | s3c_gpio_cfgpin_range(EXYNOS4_GPZ(0), 5, S3C_GPIO_SFN(3)); |
460ed699 JB |
124 | break; |
125 | case 1: | |
3db3ae5e | 126 | s3c_gpio_cfgpin_range(EXYNOS4_GPC0(0), 5, S3C_GPIO_SFN(3)); |
460ed699 JB |
127 | break; |
128 | case 2: | |
3db3ae5e | 129 | s3c_gpio_cfgpin_range(EXYNOS4_GPC1(0), 5, S3C_GPIO_SFN(3)); |
460ed699 JB |
130 | break; |
131 | default: | |
132 | printk(KERN_DEBUG "Invalid PCM Controller number!"); | |
133 | return -EINVAL; | |
134 | } | |
135 | ||
136 | return 0; | |
137 | } | |
138 | ||
139 | static struct s3c_audio_pdata s3c_pcm_pdata = { | |
3db3ae5e | 140 | .cfg_gpio = exynos4_pcm_cfg_gpio, |
460ed699 JB |
141 | }; |
142 | ||
3db3ae5e | 143 | static struct resource exynos4_pcm0_resource[] = { |
d1e819e5 TB |
144 | [0] = DEFINE_RES_MEM(EXYNOS4_PA_PCM0, SZ_256), |
145 | [1] = DEFINE_RES_DMA(DMACH_PCM0_TX), | |
146 | [2] = DEFINE_RES_DMA(DMACH_PCM0_RX), | |
460ed699 JB |
147 | }; |
148 | ||
3db3ae5e | 149 | struct platform_device exynos4_device_pcm0 = { |
460ed699 JB |
150 | .name = "samsung-pcm", |
151 | .id = 0, | |
3db3ae5e KK |
152 | .num_resources = ARRAY_SIZE(exynos4_pcm0_resource), |
153 | .resource = exynos4_pcm0_resource, | |
460ed699 JB |
154 | .dev = { |
155 | .platform_data = &s3c_pcm_pdata, | |
156 | }, | |
157 | }; | |
158 | ||
3db3ae5e | 159 | static struct resource exynos4_pcm1_resource[] = { |
d1e819e5 TB |
160 | [0] = DEFINE_RES_MEM(EXYNOS4_PA_PCM1, SZ_256), |
161 | [1] = DEFINE_RES_DMA(DMACH_PCM1_TX), | |
162 | [2] = DEFINE_RES_DMA(DMACH_PCM1_RX), | |
460ed699 JB |
163 | }; |
164 | ||
3db3ae5e | 165 | struct platform_device exynos4_device_pcm1 = { |
460ed699 JB |
166 | .name = "samsung-pcm", |
167 | .id = 1, | |
3db3ae5e KK |
168 | .num_resources = ARRAY_SIZE(exynos4_pcm1_resource), |
169 | .resource = exynos4_pcm1_resource, | |
460ed699 JB |
170 | .dev = { |
171 | .platform_data = &s3c_pcm_pdata, | |
172 | }, | |
173 | }; | |
174 | ||
3db3ae5e | 175 | static struct resource exynos4_pcm2_resource[] = { |
d1e819e5 TB |
176 | [0] = DEFINE_RES_MEM(EXYNOS4_PA_PCM2, SZ_256), |
177 | [1] = DEFINE_RES_DMA(DMACH_PCM2_TX), | |
178 | [2] = DEFINE_RES_DMA(DMACH_PCM2_RX), | |
460ed699 JB |
179 | }; |
180 | ||
3db3ae5e | 181 | struct platform_device exynos4_device_pcm2 = { |
460ed699 JB |
182 | .name = "samsung-pcm", |
183 | .id = 2, | |
3db3ae5e KK |
184 | .num_resources = ARRAY_SIZE(exynos4_pcm2_resource), |
185 | .resource = exynos4_pcm2_resource, | |
460ed699 JB |
186 | .dev = { |
187 | .platform_data = &s3c_pcm_pdata, | |
188 | }, | |
189 | }; | |
190 | ||
191 | /* AC97 Controller platform devices */ | |
192 | ||
3db3ae5e | 193 | static int exynos4_ac97_cfg_gpio(struct platform_device *pdev) |
460ed699 | 194 | { |
3db3ae5e | 195 | return s3c_gpio_cfgpin_range(EXYNOS4_GPC0(0), 5, S3C_GPIO_SFN(4)); |
460ed699 JB |
196 | } |
197 | ||
3db3ae5e | 198 | static struct resource exynos4_ac97_resource[] = { |
d1e819e5 TB |
199 | [0] = DEFINE_RES_MEM(EXYNOS4_PA_AC97, SZ_256), |
200 | [1] = DEFINE_RES_DMA(DMACH_AC97_PCMOUT), | |
201 | [2] = DEFINE_RES_DMA(DMACH_AC97_PCMIN), | |
202 | [3] = DEFINE_RES_DMA(DMACH_AC97_MICIN), | |
203 | [4] = DEFINE_RES_IRQ(EXYNOS4_IRQ_AC97), | |
460ed699 JB |
204 | }; |
205 | ||
206 | static struct s3c_audio_pdata s3c_ac97_pdata = { | |
3db3ae5e | 207 | .cfg_gpio = exynos4_ac97_cfg_gpio, |
460ed699 JB |
208 | }; |
209 | ||
3db3ae5e | 210 | static u64 exynos4_ac97_dmamask = DMA_BIT_MASK(32); |
460ed699 | 211 | |
3db3ae5e | 212 | struct platform_device exynos4_device_ac97 = { |
460ed699 JB |
213 | .name = "samsung-ac97", |
214 | .id = -1, | |
3db3ae5e KK |
215 | .num_resources = ARRAY_SIZE(exynos4_ac97_resource), |
216 | .resource = exynos4_ac97_resource, | |
460ed699 JB |
217 | .dev = { |
218 | .platform_data = &s3c_ac97_pdata, | |
3db3ae5e | 219 | .dma_mask = &exynos4_ac97_dmamask, |
460ed699 JB |
220 | .coherent_dma_mask = DMA_BIT_MASK(32), |
221 | }, | |
222 | }; | |
223 | ||
224 | /* S/PDIF Controller platform_device */ | |
225 | ||
3db3ae5e | 226 | static int exynos4_spdif_cfg_gpio(struct platform_device *pdev) |
460ed699 | 227 | { |
a3df1d48 | 228 | s3c_gpio_cfgpin_range(EXYNOS4_GPC1(0), 2, S3C_GPIO_SFN(4)); |
460ed699 JB |
229 | |
230 | return 0; | |
231 | } | |
232 | ||
3db3ae5e | 233 | static struct resource exynos4_spdif_resource[] = { |
d1e819e5 TB |
234 | [0] = DEFINE_RES_MEM(EXYNOS4_PA_SPDIF, SZ_256), |
235 | [1] = DEFINE_RES_DMA(DMACH_SPDIF), | |
460ed699 JB |
236 | }; |
237 | ||
238 | static struct s3c_audio_pdata samsung_spdif_pdata = { | |
3db3ae5e | 239 | .cfg_gpio = exynos4_spdif_cfg_gpio, |
460ed699 JB |
240 | }; |
241 | ||
3db3ae5e | 242 | static u64 exynos4_spdif_dmamask = DMA_BIT_MASK(32); |
460ed699 | 243 | |
3db3ae5e | 244 | struct platform_device exynos4_device_spdif = { |
460ed699 JB |
245 | .name = "samsung-spdif", |
246 | .id = -1, | |
3db3ae5e KK |
247 | .num_resources = ARRAY_SIZE(exynos4_spdif_resource), |
248 | .resource = exynos4_spdif_resource, | |
460ed699 JB |
249 | .dev = { |
250 | .platform_data = &samsung_spdif_pdata, | |
3db3ae5e | 251 | .dma_mask = &exynos4_spdif_dmamask, |
460ed699 JB |
252 | .coherent_dma_mask = DMA_BIT_MASK(32), |
253 | }, | |
254 | }; |