Commit | Line | Data |
---|---|---|
6c7b0685 SH |
1 | #ifndef __MACH_IMX_CLK_H |
2 | #define __MACH_IMX_CLK_H | |
3 | ||
4 | #include <linux/spinlock.h> | |
5 | #include <linux/clk-provider.h> | |
3a84d17b SH |
6 | |
7 | extern spinlock_t imx_ccm_lock; | |
6c7b0685 | 8 | |
229be9c1 AS |
9 | void imx_check_clocks(struct clk *clks[], unsigned int count); |
10 | ||
dfd87144 LY |
11 | extern void imx_cscmr1_fixup(u32 *val); |
12 | ||
3bec5f81 SG |
13 | enum imx_pllv1_type { |
14 | IMX_PLLV1_IMX1, | |
15 | IMX_PLLV1_IMX21, | |
16 | IMX_PLLV1_IMX25, | |
17 | IMX_PLLV1_IMX27, | |
18 | IMX_PLLV1_IMX31, | |
19 | IMX_PLLV1_IMX35, | |
20 | }; | |
21 | ||
22 | struct clk *imx_clk_pllv1(enum imx_pllv1_type type, const char *name, | |
23 | const char *parent, void __iomem *base); | |
6c7b0685 | 24 | |
a547b816 SH |
25 | struct clk *imx_clk_pllv2(const char *name, const char *parent, |
26 | void __iomem *base); | |
27 | ||
a3f6b9db SG |
28 | enum imx_pllv3_type { |
29 | IMX_PLLV3_GENERIC, | |
30 | IMX_PLLV3_SYS, | |
31 | IMX_PLLV3_USB, | |
60ad8467 | 32 | IMX_PLLV3_USB_VF610, |
a3f6b9db SG |
33 | IMX_PLLV3_AV, |
34 | IMX_PLLV3_ENET, | |
a3f6b9db SG |
35 | }; |
36 | ||
37 | struct clk *imx_clk_pllv3(enum imx_pllv3_type type, const char *name, | |
2b254693 | 38 | const char *parent_name, void __iomem *base, u32 div_mask); |
a3f6b9db | 39 | |
b75c0151 SH |
40 | struct clk *clk_register_gate2(struct device *dev, const char *name, |
41 | const char *parent_name, unsigned long flags, | |
42 | void __iomem *reg, u8 bit_idx, | |
f9f28cdf SG |
43 | u8 clk_gate_flags, spinlock_t *lock, |
44 | unsigned int *share_count); | |
b75c0151 | 45 | |
75f83d06 MF |
46 | struct clk * imx_obtain_fixed_clock( |
47 | const char *name, unsigned long rate); | |
48 | ||
19d86344 SG |
49 | struct clk *imx_clk_gate_exclusive(const char *name, const char *parent, |
50 | void __iomem *reg, u8 shift, u32 exclusive_mask); | |
51 | ||
b75c0151 SH |
52 | static inline struct clk *imx_clk_gate2(const char *name, const char *parent, |
53 | void __iomem *reg, u8 shift) | |
54 | { | |
55 | return clk_register_gate2(NULL, name, parent, CLK_SET_RATE_PARENT, reg, | |
f9f28cdf SG |
56 | shift, 0, &imx_ccm_lock, NULL); |
57 | } | |
58 | ||
59 | static inline struct clk *imx_clk_gate2_shared(const char *name, | |
60 | const char *parent, void __iomem *reg, u8 shift, | |
61 | unsigned int *share_count) | |
62 | { | |
63 | return clk_register_gate2(NULL, name, parent, CLK_SET_RATE_PARENT, reg, | |
64 | shift, 0, &imx_ccm_lock, share_count); | |
b75c0151 SH |
65 | } |
66 | ||
a10bd67f SG |
67 | struct clk *imx_clk_pfd(const char *name, const char *parent_name, |
68 | void __iomem *reg, u8 idx); | |
69 | ||
32af7a83 SG |
70 | struct clk *imx_clk_busy_divider(const char *name, const char *parent_name, |
71 | void __iomem *reg, u8 shift, u8 width, | |
72 | void __iomem *busy_reg, u8 busy_shift); | |
73 | ||
74 | struct clk *imx_clk_busy_mux(const char *name, void __iomem *reg, u8 shift, | |
75 | u8 width, void __iomem *busy_reg, u8 busy_shift, | |
76 | const char **parent_names, int num_parents); | |
77 | ||
cbe7fc8a LY |
78 | struct clk *imx_clk_fixup_divider(const char *name, const char *parent, |
79 | void __iomem *reg, u8 shift, u8 width, | |
80 | void (*fixup)(u32 *val)); | |
81 | ||
a49e6c4b LY |
82 | struct clk *imx_clk_fixup_mux(const char *name, void __iomem *reg, |
83 | u8 shift, u8 width, const char **parents, | |
84 | int num_parents, void (*fixup)(u32 *val)); | |
85 | ||
6c7b0685 SH |
86 | static inline struct clk *imx_clk_fixed(const char *name, int rate) |
87 | { | |
88 | return clk_register_fixed_rate(NULL, name, NULL, CLK_IS_ROOT, rate); | |
89 | } | |
90 | ||
91 | static inline struct clk *imx_clk_divider(const char *name, const char *parent, | |
92 | void __iomem *reg, u8 shift, u8 width) | |
93 | { | |
94 | return clk_register_divider(NULL, name, parent, CLK_SET_RATE_PARENT, | |
95 | reg, shift, width, 0, &imx_ccm_lock); | |
96 | } | |
97 | ||
3ce92170 PZ |
98 | static inline struct clk *imx_clk_divider_flags(const char *name, |
99 | const char *parent, void __iomem *reg, u8 shift, u8 width, | |
100 | unsigned long flags) | |
101 | { | |
102 | return clk_register_divider(NULL, name, parent, flags, | |
103 | reg, shift, width, 0, &imx_ccm_lock); | |
104 | } | |
105 | ||
6c7b0685 SH |
106 | static inline struct clk *imx_clk_gate(const char *name, const char *parent, |
107 | void __iomem *reg, u8 shift) | |
108 | { | |
109 | return clk_register_gate(NULL, name, parent, CLK_SET_RATE_PARENT, reg, | |
110 | shift, 0, &imx_ccm_lock); | |
111 | } | |
112 | ||
65251690 AS |
113 | static inline struct clk *imx_clk_gate_dis(const char *name, const char *parent, |
114 | void __iomem *reg, u8 shift) | |
115 | { | |
116 | return clk_register_gate(NULL, name, parent, CLK_SET_RATE_PARENT, reg, | |
117 | shift, CLK_GATE_SET_TO_DISABLE, &imx_ccm_lock); | |
118 | } | |
119 | ||
6c7b0685 SH |
120 | static inline struct clk *imx_clk_mux(const char *name, void __iomem *reg, |
121 | u8 shift, u8 width, const char **parents, int num_parents) | |
122 | { | |
819c1de3 JH |
123 | return clk_register_mux(NULL, name, parents, num_parents, |
124 | CLK_SET_RATE_NO_REPARENT, reg, shift, | |
6c7b0685 SH |
125 | width, 0, &imx_ccm_lock); |
126 | } | |
127 | ||
3ce92170 PZ |
128 | static inline struct clk *imx_clk_mux_flags(const char *name, |
129 | void __iomem *reg, u8 shift, u8 width, const char **parents, | |
130 | int num_parents, unsigned long flags) | |
131 | { | |
132 | return clk_register_mux(NULL, name, parents, num_parents, | |
819c1de3 | 133 | flags | CLK_SET_RATE_NO_REPARENT, reg, shift, width, 0, |
3ce92170 PZ |
134 | &imx_ccm_lock); |
135 | } | |
136 | ||
6c7b0685 SH |
137 | static inline struct clk *imx_clk_fixed_factor(const char *name, |
138 | const char *parent, unsigned int mult, unsigned int div) | |
139 | { | |
140 | return clk_register_fixed_factor(NULL, name, parent, | |
141 | CLK_SET_RATE_PARENT, mult, div); | |
142 | } | |
143 | ||
e0fed513 LS |
144 | struct clk *imx_clk_cpu(const char *name, const char *parent_name, |
145 | struct clk *div, struct clk *mux, struct clk *pll, | |
146 | struct clk *step); | |
147 | ||
6c7b0685 | 148 | #endif |