Commit | Line | Data |
---|---|---|
bca6ef1e SH |
1 | /* |
2 | * Copyright (C) 2009 by Jan Weitzel Phytec Messtechnik GmbH, | |
3 | * <armlinux@phytec.de> | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or | |
6 | * modify it under the terms of the GNU General Public License | |
7 | * as published by the Free Software Foundation; either version 2 | |
8 | * of the License, or (at your option) any later version. | |
9 | * This program is distributed in the hope that it will be useful, | |
10 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
11 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
12 | * GNU General Public License for more details. | |
13 | * | |
14 | * You should have received a copy of the GNU General Public License | |
15 | * along with this program; if not, write to the Free Software | |
16 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, | |
17 | * MA 02110-1301, USA. | |
18 | */ | |
19 | ||
20 | #ifndef __MACH_IOMUX_V3_H__ | |
21 | #define __MACH_IOMUX_V3_H__ | |
22 | ||
23 | /* | |
24 | * build IOMUX_PAD structure | |
25 | * | |
26 | * This iomux scheme is based around pads, which are the physical balls | |
27 | * on the processor. | |
28 | * | |
29 | * - Each pad has a pad control register (IOMUXC_SW_PAD_CTRL_x) which controls | |
30 | * things like driving strength and pullup/pulldown. | |
31 | * - Each pad can have but not necessarily does have an output routing register | |
32 | * (IOMUXC_SW_MUX_CTL_PAD_x). | |
33 | * - Each pad can have but not necessarily does have an input routing register | |
34 | * (IOMUXC_x_SELECT_INPUT) | |
35 | * | |
36 | * The three register sets do not have a fixed offset to each other, | |
37 | * hence we order this table by pad control registers (which all pads | |
38 | * have) and put the optional i/o routing registers into additional | |
39 | * fields. | |
40 | * | |
41 | * The naming convention for the pad modes is MX35_PAD_<padname>__<padmode> | |
42 | * If <padname> or <padmode> refers to a GPIO, it is named | |
43 | * GPIO_<unit>_<num> | |
44 | * | |
96f3e256 LW |
45 | * IOMUX/PAD Bit field definitions |
46 | * | |
47 | * MUX_CTRL_OFS: 0..11 (12) | |
48 | * PAD_CTRL_OFS: 12..23 (12) | |
49 | * SEL_INPUT_OFS: 24..35 (12) | |
50 | * MUX_MODE + SION: 36..40 (5) | |
51 | * PAD_CTRL + NO_PAD_CTRL: 41..57 (17) | |
52 | * SEL_INP: 58..61 (4) | |
53 | * reserved: 63 (1) | |
54 | */ | |
55 | ||
56 | typedef u64 iomux_v3_cfg_t; | |
57 | ||
58 | #define MUX_CTRL_OFS_SHIFT 0 | |
59 | #define MUX_CTRL_OFS_MASK ((iomux_v3_cfg_t)0xfff << MUX_CTRL_OFS_SHIFT) | |
60 | #define MUX_PAD_CTRL_OFS_SHIFT 12 | |
61 | #define MUX_PAD_CTRL_OFS_MASK ((iomux_v3_cfg_t)0xfff << MUX_PAD_CTRL_OFS_SHIFT) | |
62 | #define MUX_SEL_INPUT_OFS_SHIFT 24 | |
63 | #define MUX_SEL_INPUT_OFS_MASK ((iomux_v3_cfg_t)0xfff << MUX_SEL_INPUT_OFS_SHIFT) | |
64 | ||
65 | #define MUX_MODE_SHIFT 36 | |
66 | #define MUX_MODE_MASK ((iomux_v3_cfg_t)0x1f << MUX_MODE_SHIFT) | |
67 | #define MUX_PAD_CTRL_SHIFT 41 | |
68 | #define MUX_PAD_CTRL_MASK ((iomux_v3_cfg_t)0x1ffff << MUX_PAD_CTRL_SHIFT) | |
96f3e256 LW |
69 | #define MUX_SEL_INPUT_SHIFT 58 |
70 | #define MUX_SEL_INPUT_MASK ((iomux_v3_cfg_t)0xf << MUX_SEL_INPUT_SHIFT) | |
71 | ||
ee1ae4d7 SH |
72 | #define MUX_PAD_CTRL(x) ((iomux_v3_cfg_t)(x) << MUX_PAD_CTRL_SHIFT) |
73 | ||
96f3e256 LW |
74 | #define IOMUX_PAD(_pad_ctrl_ofs, _mux_ctrl_ofs, _mux_mode, _sel_input_ofs, \ |
75 | _sel_input, _pad_ctrl) \ | |
76 | (((iomux_v3_cfg_t)(_mux_ctrl_ofs) << MUX_CTRL_OFS_SHIFT) | \ | |
77 | ((iomux_v3_cfg_t)(_mux_mode) << MUX_MODE_SHIFT) | \ | |
78 | ((iomux_v3_cfg_t)(_pad_ctrl_ofs) << MUX_PAD_CTRL_OFS_SHIFT) | \ | |
79 | ((iomux_v3_cfg_t)(_pad_ctrl) << MUX_PAD_CTRL_SHIFT) | \ | |
80 | ((iomux_v3_cfg_t)(_sel_input_ofs) << MUX_SEL_INPUT_OFS_SHIFT) | \ | |
81 | ((iomux_v3_cfg_t)(_sel_input) << MUX_SEL_INPUT_SHIFT)) | |
bca6ef1e | 82 | |
7242e24a | 83 | #define NEW_PAD_CTRL(cfg, pad) (((cfg) & ~MUX_PAD_CTRL_MASK) | MUX_PAD_CTRL(pad)) |
bca6ef1e SH |
84 | /* |
85 | * Use to set PAD control | |
86 | */ | |
bca6ef1e | 87 | |
425933b3 | 88 | #define NO_PAD_CTRL (1 << 16) |
997d74b1 SH |
89 | #define PAD_CTL_DVS (1 << 13) |
90 | #define PAD_CTL_HYS (1 << 8) | |
bca6ef1e | 91 | |
997d74b1 | 92 | #define PAD_CTL_PKE (1 << 7) |
6571534b PF |
93 | #define PAD_CTL_PUE (1 << 6 | PAD_CTL_PKE) |
94 | #define PAD_CTL_PUS_100K_DOWN (0 << 4 | PAD_CTL_PUE) | |
95 | #define PAD_CTL_PUS_47K_UP (1 << 4 | PAD_CTL_PUE) | |
96 | #define PAD_CTL_PUS_100K_UP (2 << 4 | PAD_CTL_PUE) | |
97 | #define PAD_CTL_PUS_22K_UP (3 << 4 | PAD_CTL_PUE) | |
bca6ef1e | 98 | |
997d74b1 | 99 | #define PAD_CTL_ODE (1 << 3) |
bca6ef1e | 100 | |
a329b48c AK |
101 | #define PAD_CTL_DSE_LOW (0 << 1) |
102 | #define PAD_CTL_DSE_MED (1 << 1) | |
103 | #define PAD_CTL_DSE_HIGH (2 << 1) | |
104 | #define PAD_CTL_DSE_MAX (3 << 1) | |
bca6ef1e | 105 | |
997d74b1 | 106 | #define PAD_CTL_SRE_FAST (1 << 0) |
a329b48c | 107 | #define PAD_CTL_SRE_SLOW (0 << 0) |
bca6ef1e | 108 | |
14c6500e | 109 | #define IOMUX_CONFIG_SION (0x1 << 4) |
426ab49b JW |
110 | |
111 | #define MX51_NUM_GPIO_PORT 4 | |
112 | ||
113 | #define GPIO_PIN_MASK 0x1f | |
114 | ||
115 | #define GPIO_PORT_SHIFT 5 | |
116 | #define GPIO_PORT_MASK (0x7 << GPIO_PORT_SHIFT) | |
117 | ||
118 | #define GPIO_PORTA (0 << GPIO_PORT_SHIFT) | |
119 | #define GPIO_PORTB (1 << GPIO_PORT_SHIFT) | |
120 | #define GPIO_PORTC (2 << GPIO_PORT_SHIFT) | |
121 | #define GPIO_PORTD (3 << GPIO_PORT_SHIFT) | |
122 | #define GPIO_PORTE (4 << GPIO_PORT_SHIFT) | |
123 | #define GPIO_PORTF (5 << GPIO_PORT_SHIFT) | |
124 | ||
bca6ef1e | 125 | /* |
654166d6 | 126 | * setups a single pad in the iomuxer |
bca6ef1e | 127 | */ |
96f3e256 | 128 | int mxc_iomux_v3_setup_pad(iomux_v3_cfg_t pad); |
bca6ef1e SH |
129 | |
130 | /* | |
a655fa95 | 131 | * setups multiple pads |
bca6ef1e SH |
132 | * convenient way to call the above function with tables |
133 | */ | |
9fece9bd UKK |
134 | int mxc_iomux_v3_setup_multiple_pads(const iomux_v3_cfg_t *pad_list, |
135 | unsigned count); | |
bca6ef1e | 136 | |
6134b2cb SH |
137 | /* |
138 | * Initialise the iomux controller | |
139 | */ | |
140 | void mxc_iomux_v3_init(void __iomem *iomux_v3_base); | |
141 | ||
bca6ef1e SH |
142 | #endif /* __MACH_IOMUX_V3_H__*/ |
143 |