ARM: restart: mxc: use new restart hook
[deliverable/linux.git] / arch / arm / mach-imx / mach-mx31moboard.c
CommitLineData
988d2d49
VL
1/*
2 * Copyright (C) 2008 Valentin Longchamp, EPFL Mobots group
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
988d2d49
VL
13 */
14
b23f1534 15#include <linux/delay.h>
04ea3c80 16#include <linux/dma-mapping.h>
5a0e3ad6 17#include <linux/gfp.h>
45b131a7 18#include <linux/gpio.h>
988d2d49 19#include <linux/init.h>
45b131a7 20#include <linux/interrupt.h>
9e907416 21#include <linux/moduleparam.h>
77aa561d 22#include <linux/leds.h>
220bbcea 23#include <linux/memory.h>
988d2d49
VL
24#include <linux/mtd/physmap.h>
25#include <linux/mtd/partitions.h>
220bbcea 26#include <linux/platform_device.h>
65da9791
VL
27#include <linux/regulator/machine.h>
28#include <linux/mfd/mc13783.h>
29#include <linux/spi/spi.h>
220bbcea 30#include <linux/types.h>
031e9127 31#include <linux/memblock.h>
40d97b89
PR
32#include <linux/clk.h>
33#include <linux/io.h>
34#include <linux/err.h>
1f08c112 35#include <linux/input.h>
988d2d49 36
d67d1075
VL
37#include <linux/usb/otg.h>
38#include <linux/usb/ulpi.h>
39
988d2d49
VL
40#include <asm/mach-types.h>
41#include <asm/mach/arch.h>
42#include <asm/mach/time.h>
43#include <asm/mach/map.h>
220bbcea 44#include <mach/board-mx31moboard.h>
988d2d49 45#include <mach/common.h>
220bbcea 46#include <mach/hardware.h>
988d2d49 47#include <mach/iomux-mx3.h>
d67d1075 48#include <mach/ulpi.h>
988d2d49 49
4a9b8b0b 50#include "devices-imx31.h"
988d2d49 51
220bbcea
VL
52static unsigned int moboard_pins[] = {
53 /* UART0 */
220bbcea 54 MX31_PIN_TXD1__TXD1, MX31_PIN_RXD1__RXD1,
421bf82e 55 MX31_PIN_CTS1__GPIO2_7,
220bbcea
VL
56 /* UART4 */
57 MX31_PIN_PC_RST__CTS5, MX31_PIN_PC_VS2__RTS5,
58 MX31_PIN_PC_BVD2__TXD5, MX31_PIN_PC_BVD1__RXD5,
56c7a45b
VL
59 /* I2C0 */
60 MX31_PIN_I2C_DAT__I2C1_SDA, MX31_PIN_I2C_CLK__I2C1_SCL,
61 /* I2C1 */
62 MX31_PIN_DCD_DTE1__I2C2_SDA, MX31_PIN_RI_DTE1__I2C2_SCL,
63 /* SDHC1 */
64 MX31_PIN_SD1_DATA3__SD1_DATA3, MX31_PIN_SD1_DATA2__SD1_DATA2,
65 MX31_PIN_SD1_DATA1__SD1_DATA1, MX31_PIN_SD1_DATA0__SD1_DATA0,
66 MX31_PIN_SD1_CLK__SD1_CLK, MX31_PIN_SD1_CMD__SD1_CMD,
67 MX31_PIN_ATA_CS0__GPIO3_26, MX31_PIN_ATA_CS1__GPIO3_27,
b23f1534
VL
68 /* USB reset */
69 MX31_PIN_GPIO1_0__GPIO1_0,
88b05647
VL
70 /* USB OTG */
71 MX31_PIN_USBOTG_DATA0__USBOTG_DATA0,
72 MX31_PIN_USBOTG_DATA1__USBOTG_DATA1,
73 MX31_PIN_USBOTG_DATA2__USBOTG_DATA2,
74 MX31_PIN_USBOTG_DATA3__USBOTG_DATA3,
75 MX31_PIN_USBOTG_DATA4__USBOTG_DATA4,
76 MX31_PIN_USBOTG_DATA5__USBOTG_DATA5,
77 MX31_PIN_USBOTG_DATA6__USBOTG_DATA6,
78 MX31_PIN_USBOTG_DATA7__USBOTG_DATA7,
79 MX31_PIN_USBOTG_CLK__USBOTG_CLK, MX31_PIN_USBOTG_DIR__USBOTG_DIR,
80 MX31_PIN_USBOTG_NXT__USBOTG_NXT, MX31_PIN_USBOTG_STP__USBOTG_STP,
81 MX31_PIN_USB_OC__GPIO1_30,
d67d1075
VL
82 /* USB H2 */
83 MX31_PIN_USBH2_DATA0__USBH2_DATA0,
84 MX31_PIN_USBH2_DATA1__USBH2_DATA1,
85 MX31_PIN_STXD3__USBH2_DATA2, MX31_PIN_SRXD3__USBH2_DATA3,
86 MX31_PIN_SCK3__USBH2_DATA4, MX31_PIN_SFS3__USBH2_DATA5,
87 MX31_PIN_STXD6__USBH2_DATA6, MX31_PIN_SRXD6__USBH2_DATA7,
88 MX31_PIN_USBH2_CLK__USBH2_CLK, MX31_PIN_USBH2_DIR__USBH2_DIR,
89 MX31_PIN_USBH2_NXT__USBH2_NXT, MX31_PIN_USBH2_STP__USBH2_STP,
90 MX31_PIN_SCK6__GPIO1_25,
77aa561d
VL
91 /* LEDs */
92 MX31_PIN_SVEN0__GPIO2_0, MX31_PIN_STX0__GPIO2_1,
93 MX31_PIN_SRX0__GPIO2_2, MX31_PIN_SIMPD0__GPIO2_3,
65da9791
VL
94 /* SPI1 */
95 MX31_PIN_CSPI2_MOSI__MOSI, MX31_PIN_CSPI2_MISO__MISO,
96 MX31_PIN_CSPI2_SCLK__SCLK, MX31_PIN_CSPI2_SPI_RDY__SPI_RDY,
97 MX31_PIN_CSPI2_SS0__SS0, MX31_PIN_CSPI2_SS2__SS2,
98 /* Atlas IRQ */
99 MX31_PIN_GPIO1_3__GPIO1_3,
100 /* SPI2 */
101 MX31_PIN_CSPI3_MOSI__MOSI, MX31_PIN_CSPI3_MISO__MISO,
102 MX31_PIN_CSPI3_SCLK__SCLK, MX31_PIN_CSPI3_SPI_RDY__SPI_RDY,
103 MX31_PIN_CSPI2_SS1__CSPI3_SS1,
220bbcea
VL
104};
105
988d2d49 106static struct physmap_flash_data mx31moboard_flash_data = {
27ad4bf7 107 .width = 2,
988d2d49
VL
108};
109
110static struct resource mx31moboard_flash_resource = {
111 .start = 0xa0000000,
112 .end = 0xa1ffffff,
113 .flags = IORESOURCE_MEM,
114};
115
116static struct platform_device mx31moboard_flash = {
117 .name = "physmap-flash",
118 .id = 0,
119 .dev = {
120 .platform_data = &mx31moboard_flash_data,
121 },
122 .resource = &mx31moboard_flash_resource,
123 .num_resources = 1,
124};
125
421bf82e
VL
126static int moboard_uart0_init(struct platform_device *pdev)
127{
5109a459
UKK
128 int ret = gpio_request(IOMUX_TO_GPIO(MX31_PIN_CTS1), "uart0-cts-hack");
129 if (ret)
130 return ret;
131
132 ret = gpio_direction_output(IOMUX_TO_GPIO(MX31_PIN_CTS1), 0);
133 if (ret)
134 gpio_free(IOMUX_TO_GPIO(MX31_PIN_CTS1));
135
136 return ret;
137}
138
139static void moboard_uart0_exit(struct platform_device *pdev)
140{
141 gpio_free(IOMUX_TO_GPIO(MX31_PIN_CTS1));
421bf82e
VL
142}
143
16cf5c41 144static const struct imxuart_platform_data uart0_pdata __initconst = {
421bf82e 145 .init = moboard_uart0_init,
5109a459 146 .exit = moboard_uart0_exit,
421bf82e
VL
147};
148
16cf5c41 149static const struct imxuart_platform_data uart4_pdata __initconst = {
988d2d49
VL
150 .flags = IMXUART_HAVE_RTSCTS,
151};
152
4a9b8b0b 153static const struct imxi2c_platform_data moboard_i2c0_data __initconst = {
4ec6ecc7
VL
154 .bitrate = 400000,
155};
156
4a9b8b0b 157static const struct imxi2c_platform_data moboard_i2c1_data __initconst = {
4ec6ecc7
VL
158 .bitrate = 100000,
159};
160
65da9791
VL
161static int moboard_spi1_cs[] = {
162 MXC_SPI_CS(0),
163 MXC_SPI_CS(2),
164};
165
06606ff1 166static const struct spi_imx_master moboard_spi1_pdata __initconst = {
65da9791
VL
167 .chipselect = moboard_spi1_cs,
168 .num_chipselect = ARRAY_SIZE(moboard_spi1_cs),
169};
170
171static struct regulator_consumer_supply sdhc_consumers[] = {
172 {
6a697e3d 173 .dev_name = "mxc-mmc.0",
65da9791
VL
174 .supply = "sdhc0_vcc",
175 },
176 {
6a697e3d 177 .dev_name = "mxc-mmc.1",
65da9791
VL
178 .supply = "sdhc1_vcc",
179 },
180};
181
182static struct regulator_init_data sdhc_vreg_data = {
183 .constraints = {
184 .min_uV = 2700000,
185 .max_uV = 3000000,
186 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE |
187 REGULATOR_CHANGE_MODE | REGULATOR_CHANGE_STATUS,
188 .valid_modes_mask = REGULATOR_MODE_NORMAL |
189 REGULATOR_MODE_FAST,
190 .always_on = 0,
191 .boot_on = 1,
192 },
193 .num_consumer_supplies = ARRAY_SIZE(sdhc_consumers),
194 .consumer_supplies = sdhc_consumers,
195};
196
197static struct regulator_consumer_supply cam_consumers[] = {
198 {
afa77ef3
UKK
199 .dev_name = "mx3_camera.0",
200 .supply = "cam_vcc",
65da9791
VL
201 },
202};
203
204static struct regulator_init_data cam_vreg_data = {
205 .constraints = {
206 .min_uV = 2700000,
207 .max_uV = 3000000,
208 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE |
209 REGULATOR_CHANGE_MODE | REGULATOR_CHANGE_STATUS,
210 .valid_modes_mask = REGULATOR_MODE_NORMAL |
211 REGULATOR_MODE_FAST,
212 .always_on = 0,
213 .boot_on = 1,
214 },
215 .num_consumer_supplies = ARRAY_SIZE(cam_consumers),
216 .consumer_supplies = cam_consumers,
217};
218
5836372e 219static struct mc13xxx_regulator_init_data moboard_regulators[] = {
65da9791 220 {
57c78e35 221 .id = MC13783_REG_VMMC1,
65da9791
VL
222 .init_data = &sdhc_vreg_data,
223 },
224 {
57c78e35 225 .id = MC13783_REG_VCAM,
65da9791
VL
226 .init_data = &cam_vreg_data,
227 },
228};
229
d3efa4ed 230static struct mc13xxx_led_platform_data moboard_led[] = {
a7cca8ae
PR
231 {
232 .id = MC13783_LED_R1,
233 .name = "coreboard-led-4:red",
234 .max_current = 2,
235 },
236 {
237 .id = MC13783_LED_G1,
238 .name = "coreboard-led-4:green",
239 .max_current = 2,
240 },
241 {
242 .id = MC13783_LED_B1,
243 .name = "coreboard-led-4:blue",
244 .max_current = 2,
245 },
246 {
247 .id = MC13783_LED_R2,
248 .name = "coreboard-led-5:red",
249 .max_current = 3,
250 },
251 {
252 .id = MC13783_LED_G2,
253 .name = "coreboard-led-5:green",
254 .max_current = 3,
255 },
256 {
257 .id = MC13783_LED_B2,
258 .name = "coreboard-led-5:blue",
259 .max_current = 3,
260 },
261};
262
d3efa4ed 263static struct mc13xxx_leds_platform_data moboard_leds = {
a7cca8ae
PR
264 .num_leds = ARRAY_SIZE(moboard_led),
265 .led = moboard_led,
266 .flags = MC13783_LED_SLEWLIMTC,
267 .abmode = MC13783_LED_AB_DISABLED,
268 .tc1_period = MC13783_LED_PERIOD_10MS,
269 .tc2_period = MC13783_LED_PERIOD_10MS,
270};
271
d3efa4ed 272static struct mc13xxx_buttons_platform_data moboard_buttons = {
1f08c112
PR
273 .b1on_flags = MC13783_BUTTON_DBNC_750MS | MC13783_BUTTON_ENABLE |
274 MC13783_BUTTON_POL_INVERT,
275 .b1on_key = KEY_POWER,
276};
277
5836372e 278static struct mc13xxx_platform_data moboard_pmic = {
4ec1b54c
AS
279 .regulators = {
280 .regulators = moboard_regulators,
281 .num_regulators = ARRAY_SIZE(moboard_regulators),
282 },
a7cca8ae 283 .leds = &moboard_leds,
1f08c112 284 .buttons = &moboard_buttons,
46621ebb 285 .flags = MC13XXX_USE_RTC | MC13XXX_USE_ADC,
65da9791
VL
286};
287
288static struct spi_board_info moboard_spi_board_info[] __initdata = {
289 {
290 .modalias = "mc13783",
291 .irq = IOMUX_TO_IRQ(MX31_PIN_GPIO1_3),
292 .max_speed_hz = 300000,
293 .bus_num = 1,
294 .chip_select = 0,
295 .platform_data = &moboard_pmic,
296 .mode = SPI_CS_HIGH,
297 },
65da9791
VL
298};
299
300static int moboard_spi2_cs[] = {
301 MXC_SPI_CS(1),
302};
303
06606ff1 304static const struct spi_imx_master moboard_spi2_pdata __initconst = {
65da9791
VL
305 .chipselect = moboard_spi2_cs,
306 .num_chipselect = ARRAY_SIZE(moboard_spi2_cs),
307};
308
45b131a7
VL
309#define SDHC1_CD IOMUX_TO_GPIO(MX31_PIN_ATA_CS0)
310#define SDHC1_WP IOMUX_TO_GPIO(MX31_PIN_ATA_CS1)
311
312static int moboard_sdhc1_get_ro(struct device *dev)
313{
563abb4b 314 return !gpio_get_value(SDHC1_WP);
45b131a7
VL
315}
316
317static int moboard_sdhc1_init(struct device *dev, irq_handler_t detect_irq,
318 void *data)
319{
4f163eb8
SH
320 int ret;
321
322 ret = gpio_request(SDHC1_CD, "sdhc-detect");
323 if (ret)
324 return ret;
325
326 gpio_direction_input(SDHC1_CD);
327
328 ret = gpio_request(SDHC1_WP, "sdhc-wp");
329 if (ret)
330 goto err_gpio_free;
331 gpio_direction_input(SDHC1_WP);
332
333 ret = request_irq(gpio_to_irq(SDHC1_CD), detect_irq,
45b131a7
VL
334 IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING,
335 "sdhc1-card-detect", data);
4f163eb8
SH
336 if (ret)
337 goto err_gpio_free_2;
338
339 return 0;
340
341err_gpio_free_2:
342 gpio_free(SDHC1_WP);
343err_gpio_free:
344 gpio_free(SDHC1_CD);
345
346 return ret;
45b131a7
VL
347}
348
349static void moboard_sdhc1_exit(struct device *dev, void *data)
350{
351 free_irq(gpio_to_irq(SDHC1_CD), data);
4f163eb8
SH
352 gpio_free(SDHC1_WP);
353 gpio_free(SDHC1_CD);
45b131a7
VL
354}
355
6a697e3d 356static const struct imxmmc_platform_data sdhc1_pdata __initconst = {
45b131a7
VL
357 .get_ro = moboard_sdhc1_get_ro,
358 .init = moboard_sdhc1_init,
359 .exit = moboard_sdhc1_exit,
360};
361
b23f1534
VL
362/*
363 * this pin is dedicated for all mx31moboard systems, so we do it here
364 */
365#define USB_RESET_B IOMUX_TO_GPIO(MX31_PIN_GPIO1_0)
88b05647 366#define USB_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | \
25783602 367 PAD_CTL_ODE_CMOS)
88b05647
VL
368
369#define OTG_EN_B IOMUX_TO_GPIO(MX31_PIN_USB_OC)
25783602 370#define USBH2_EN_B IOMUX_TO_GPIO(MX31_PIN_SCK6)
88b05647 371
25783602 372static void usb_xcvr_reset(void)
88b05647 373{
25783602
PR
374 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA0, USB_PAD_CFG | PAD_CTL_100K_PD);
375 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA1, USB_PAD_CFG | PAD_CTL_100K_PD);
376 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA2, USB_PAD_CFG | PAD_CTL_100K_PD);
377 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA3, USB_PAD_CFG | PAD_CTL_100K_PD);
378 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA4, USB_PAD_CFG | PAD_CTL_100K_PD);
379 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA5, USB_PAD_CFG | PAD_CTL_100K_PD);
380 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA6, USB_PAD_CFG | PAD_CTL_100K_PD);
381 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA7, USB_PAD_CFG | PAD_CTL_100K_PD);
382 mxc_iomux_set_pad(MX31_PIN_USBOTG_CLK, USB_PAD_CFG | PAD_CTL_100K_PU);
383 mxc_iomux_set_pad(MX31_PIN_USBOTG_DIR, USB_PAD_CFG | PAD_CTL_100K_PU);
384 mxc_iomux_set_pad(MX31_PIN_USBOTG_NXT, USB_PAD_CFG | PAD_CTL_100K_PU);
385 mxc_iomux_set_pad(MX31_PIN_USBOTG_STP, USB_PAD_CFG | PAD_CTL_100K_PU);
386
387 mxc_iomux_set_gpr(MUX_PGP_UH2, true);
388 mxc_iomux_set_pad(MX31_PIN_USBH2_CLK, USB_PAD_CFG | PAD_CTL_100K_PU);
389 mxc_iomux_set_pad(MX31_PIN_USBH2_DIR, USB_PAD_CFG | PAD_CTL_100K_PU);
390 mxc_iomux_set_pad(MX31_PIN_USBH2_NXT, USB_PAD_CFG | PAD_CTL_100K_PU);
391 mxc_iomux_set_pad(MX31_PIN_USBH2_STP, USB_PAD_CFG | PAD_CTL_100K_PU);
392 mxc_iomux_set_pad(MX31_PIN_USBH2_DATA0, USB_PAD_CFG | PAD_CTL_100K_PD);
393 mxc_iomux_set_pad(MX31_PIN_USBH2_DATA1, USB_PAD_CFG | PAD_CTL_100K_PD);
394 mxc_iomux_set_pad(MX31_PIN_SRXD6, USB_PAD_CFG | PAD_CTL_100K_PD);
395 mxc_iomux_set_pad(MX31_PIN_STXD6, USB_PAD_CFG | PAD_CTL_100K_PD);
396 mxc_iomux_set_pad(MX31_PIN_SFS3, USB_PAD_CFG | PAD_CTL_100K_PD);
397 mxc_iomux_set_pad(MX31_PIN_SCK3, USB_PAD_CFG | PAD_CTL_100K_PD);
398 mxc_iomux_set_pad(MX31_PIN_SRXD3, USB_PAD_CFG | PAD_CTL_100K_PD);
399 mxc_iomux_set_pad(MX31_PIN_STXD3, USB_PAD_CFG | PAD_CTL_100K_PD);
88b05647
VL
400
401 gpio_request(OTG_EN_B, "usb-udc-en");
402 gpio_direction_output(OTG_EN_B, 0);
25783602
PR
403 gpio_request(USBH2_EN_B, "usbh2-en");
404 gpio_direction_output(USBH2_EN_B, 0);
405
406 gpio_request(USB_RESET_B, "usb-reset");
407 gpio_direction_output(USB_RESET_B, 0);
408 mdelay(1);
409 gpio_set_value(USB_RESET_B, 1);
410 mdelay(1);
88b05647
VL
411}
412
4bd597b6
SH
413static int moboard_usbh2_init_hw(struct platform_device *pdev)
414{
415 return mx31_initialize_usb_hw(pdev->id, MXC_EHCI_POWER_PINS_ENABLED);
416}
f9ffaa9c 417
2d58de28 418static struct mxc_usbh_platform_data usbh2_pdata __initdata = {
4bd597b6 419 .init = moboard_usbh2_init_hw,
d67d1075 420 .portsc = MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT,
d67d1075
VL
421};
422
423static int __init moboard_usbh2_init(void)
424{
2d58de28
UKK
425 struct platform_device *pdev;
426
48f6b099
SH
427 usbh2_pdata.otg = imx_otg_ulpi_create(ULPI_OTG_DRVVBUS |
428 ULPI_OTG_DRVVBUS_EXT);
429 if (!usbh2_pdata.otg)
430 return -ENODEV;
d67d1075 431
2d58de28
UKK
432 pdev = imx31_add_mxc_ehci_hs(2, &usbh2_pdata);
433 if (IS_ERR(pdev))
434 return PTR_ERR(pdev);
435
436 return 0;
d67d1075 437}
d67d1075 438
47e837b5 439static const struct gpio_led mx31moboard_leds[] __initconst = {
77aa561d 440 {
27ad4bf7 441 .name = "coreboard-led-0:red:running",
77aa561d 442 .default_trigger = "heartbeat",
27ad4bf7 443 .gpio = IOMUX_TO_GPIO(MX31_PIN_SVEN0),
77aa561d
VL
444 }, {
445 .name = "coreboard-led-1:red",
446 .gpio = IOMUX_TO_GPIO(MX31_PIN_STX0),
447 }, {
448 .name = "coreboard-led-2:red",
449 .gpio = IOMUX_TO_GPIO(MX31_PIN_SRX0),
450 }, {
451 .name = "coreboard-led-3:red",
452 .gpio = IOMUX_TO_GPIO(MX31_PIN_SIMPD0),
453 },
454};
455
47e837b5 456static const struct gpio_led_platform_data mx31moboard_led_pdata __initconst = {
27ad4bf7 457 .num_leds = ARRAY_SIZE(mx31moboard_leds),
77aa561d
VL
458 .leds = mx31moboard_leds,
459};
460
afa77ef3 461static const struct ipu_platform_data mx3_ipu_data __initconst = {
4dd71293
VL
462 .irq_base = MXC_IPU_IRQ_START,
463};
464
988d2d49
VL
465static struct platform_device *devices[] __initdata = {
466 &mx31moboard_flash,
467};
468
afa77ef3 469static struct mx3_camera_pdata camera_pdata __initdata = {
04ea3c80
VL
470 .flags = MX3_CAMERA_DATAWIDTH_8 | MX3_CAMERA_DATAWIDTH_10,
471 .mclk_10khz = 4800,
472};
473
031e9127
UKK
474static phys_addr_t mx3_camera_base __initdata;
475#define MX3_CAMERA_BUF_SIZE SZ_4M
04ea3c80 476
afa77ef3 477static int __init mx31moboard_init_cam(void)
04ea3c80 478{
afa77ef3
UKK
479 int dma, ret = -ENOMEM;
480 struct platform_device *pdev;
481
482 imx31_add_ipu_core(&mx3_ipu_data);
04ea3c80 483
afa77ef3
UKK
484 pdev = imx31_alloc_mx3_camera(&camera_pdata);
485 if (IS_ERR(pdev))
486 return PTR_ERR(pdev);
04ea3c80 487
afa77ef3 488 dma = dma_declare_coherent_memory(&pdev->dev,
031e9127
UKK
489 mx3_camera_base, mx3_camera_base,
490 MX3_CAMERA_BUF_SIZE,
04ea3c80 491 DMA_MEMORY_MAP | DMA_MEMORY_EXCLUSIVE);
afa77ef3
UKK
492 if (!(dma & DMA_MEMORY_MAP))
493 goto err;
494
495 ret = platform_device_add(pdev);
496 if (ret)
497err:
498 platform_device_put(pdev);
499
500 return ret;
04ea3c80 501
04ea3c80
VL
502}
503
40d97b89
PR
504static void mx31moboard_poweroff(void)
505{
506 struct clk *clk = clk_get_sys("imx2-wdt.0", NULL);
507
508 if (!IS_ERR(clk))
509 clk_enable(clk);
510
511 mxc_iomux_mode(MX31_PIN_WATCHDOG_RST__WATCHDOG_RST);
512
513 __raw_writew(1 << 6 | 1 << 2, MX31_IO_ADDRESS(MX31_WDOG_BASE_ADDR));
514}
515
e00f0b4a
VL
516static int mx31moboard_baseboard;
517core_param(mx31moboard_baseboard, mx31moboard_baseboard, int, 0444);
518
988d2d49
VL
519/*
520 * Board specific initialization.
521 */
e134fb2b 522static void __init mx31moboard_init(void)
988d2d49 523{
b78d8e59
SG
524 imx31_soc_init();
525
220bbcea
VL
526 mxc_iomux_setup_multiple_pins(moboard_pins, ARRAY_SIZE(moboard_pins),
527 "moboard");
528
988d2d49 529 platform_add_devices(devices, ARRAY_SIZE(devices));
47e837b5 530 gpio_led_register_device(-1, &mx31moboard_led_pdata);
988d2d49 531
16cf5c41
UKK
532 imx31_add_imx_uart0(&uart0_pdata);
533 imx31_add_imx_uart4(&uart4_pdata);
e00f0b4a 534
4a9b8b0b
UKK
535 imx31_add_imx_i2c0(&moboard_i2c0_data);
536 imx31_add_imx_i2c1(&moboard_i2c1_data);
4ec6ecc7 537
06606ff1
UKK
538 imx31_add_spi_imx1(&moboard_spi1_pdata);
539 imx31_add_spi_imx2(&moboard_spi2_pdata);
65da9791
VL
540
541 gpio_request(IOMUX_TO_GPIO(MX31_PIN_GPIO1_3), "pmic-irq");
542 gpio_direction_input(IOMUX_TO_GPIO(MX31_PIN_GPIO1_3));
543 spi_register_board_info(moboard_spi_board_info,
544 ARRAY_SIZE(moboard_spi_board_info));
545
6a697e3d 546 imx31_add_mxc_mmc(0, &sdhc1_pdata);
45b131a7 547
afa77ef3 548 mx31moboard_init_cam();
4dd71293 549
b23f1534
VL
550 usb_xcvr_reset();
551
d67d1075 552 moboard_usbh2_init();
88b05647 553
40d97b89
PR
554 pm_power_off = mx31moboard_poweroff;
555
e00f0b4a
VL
556 switch (mx31moboard_baseboard) {
557 case MX31NOBOARD:
558 break;
559 case MX31DEVBOARD:
560 mx31moboard_devboard_init();
561 break;
562 case MX31MARXBOT:
563 mx31moboard_marxbot_init();
564 break;
e335c75c 565 case MX31SMARTBOT:
3a47b1a4
PR
566 case MX31EYEBOT:
567 mx31moboard_smartbot_init(mx31moboard_baseboard);
e335c75c 568 break;
e00f0b4a 569 default:
220bbcea
VL
570 printk(KERN_ERR "Illegal mx31moboard_baseboard type %d\n",
571 mx31moboard_baseboard);
e00f0b4a 572 }
988d2d49
VL
573}
574
988d2d49
VL
575static void __init mx31moboard_timer_init(void)
576{
30c730f8 577 mx31_clocks_init(26000000);
988d2d49
VL
578}
579
580struct sys_timer mx31moboard_timer = {
581 .init = mx31moboard_timer_init,
582};
583
031e9127
UKK
584static void __init mx31moboard_reserve(void)
585{
586 /* reserve 4 MiB for mx3-camera */
587 mx3_camera_base = memblock_alloc(MX3_CAMERA_BUF_SIZE,
588 MX3_CAMERA_BUF_SIZE);
589 memblock_free(mx3_camera_base, MX3_CAMERA_BUF_SIZE);
590 memblock_remove(mx3_camera_base, MX3_CAMERA_BUF_SIZE);
591}
592
988d2d49
VL
593MACHINE_START(MX31MOBOARD, "EPFL Mobots mx31moboard")
594 /* Maintainer: Valentin Longchamp, EPFL Mobots group */
dc8f1907 595 .atag_offset = 0x100,
031e9127 596 .reserve = mx31moboard_reserve,
97976e22
UKK
597 .map_io = mx31_map_io,
598 .init_early = imx31_init_early,
599 .init_irq = mx31_init_irq,
ffa2ea3f 600 .handle_irq = imx31_handle_irq,
97976e22 601 .timer = &mx31moboard_timer,
e134fb2b 602 .init_machine = mx31moboard_init,
65ea7884 603 .restart = mxc_restart,
988d2d49 604MACHINE_END
This page took 0.214094 seconds and 5 git commands to generate.