ARM: mach-imx: convert boot_params to atag_offset
[deliverable/linux.git] / arch / arm / mach-imx / mach-mx31moboard.c
CommitLineData
988d2d49
VL
1/*
2 * Copyright (C) 2008 Valentin Longchamp, EPFL Mobots group
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
988d2d49
VL
13 */
14
b23f1534 15#include <linux/delay.h>
04ea3c80 16#include <linux/dma-mapping.h>
5a0e3ad6 17#include <linux/gfp.h>
45b131a7 18#include <linux/gpio.h>
988d2d49 19#include <linux/init.h>
45b131a7 20#include <linux/interrupt.h>
77aa561d 21#include <linux/leds.h>
220bbcea 22#include <linux/memory.h>
988d2d49
VL
23#include <linux/mtd/physmap.h>
24#include <linux/mtd/partitions.h>
220bbcea 25#include <linux/platform_device.h>
65da9791
VL
26#include <linux/regulator/machine.h>
27#include <linux/mfd/mc13783.h>
28#include <linux/spi/spi.h>
220bbcea 29#include <linux/types.h>
031e9127 30#include <linux/memblock.h>
988d2d49 31
d67d1075
VL
32#include <linux/usb/otg.h>
33#include <linux/usb/ulpi.h>
34
988d2d49
VL
35#include <asm/mach-types.h>
36#include <asm/mach/arch.h>
37#include <asm/mach/time.h>
38#include <asm/mach/map.h>
220bbcea 39#include <mach/board-mx31moboard.h>
988d2d49 40#include <mach/common.h>
220bbcea 41#include <mach/hardware.h>
988d2d49 42#include <mach/iomux-mx3.h>
d67d1075 43#include <mach/ulpi.h>
988d2d49 44
4a9b8b0b 45#include "devices-imx31.h"
988d2d49 46
220bbcea
VL
47static unsigned int moboard_pins[] = {
48 /* UART0 */
220bbcea 49 MX31_PIN_TXD1__TXD1, MX31_PIN_RXD1__RXD1,
421bf82e 50 MX31_PIN_CTS1__GPIO2_7,
220bbcea
VL
51 /* UART4 */
52 MX31_PIN_PC_RST__CTS5, MX31_PIN_PC_VS2__RTS5,
53 MX31_PIN_PC_BVD2__TXD5, MX31_PIN_PC_BVD1__RXD5,
56c7a45b
VL
54 /* I2C0 */
55 MX31_PIN_I2C_DAT__I2C1_SDA, MX31_PIN_I2C_CLK__I2C1_SCL,
56 /* I2C1 */
57 MX31_PIN_DCD_DTE1__I2C2_SDA, MX31_PIN_RI_DTE1__I2C2_SCL,
58 /* SDHC1 */
59 MX31_PIN_SD1_DATA3__SD1_DATA3, MX31_PIN_SD1_DATA2__SD1_DATA2,
60 MX31_PIN_SD1_DATA1__SD1_DATA1, MX31_PIN_SD1_DATA0__SD1_DATA0,
61 MX31_PIN_SD1_CLK__SD1_CLK, MX31_PIN_SD1_CMD__SD1_CMD,
62 MX31_PIN_ATA_CS0__GPIO3_26, MX31_PIN_ATA_CS1__GPIO3_27,
b23f1534
VL
63 /* USB reset */
64 MX31_PIN_GPIO1_0__GPIO1_0,
88b05647
VL
65 /* USB OTG */
66 MX31_PIN_USBOTG_DATA0__USBOTG_DATA0,
67 MX31_PIN_USBOTG_DATA1__USBOTG_DATA1,
68 MX31_PIN_USBOTG_DATA2__USBOTG_DATA2,
69 MX31_PIN_USBOTG_DATA3__USBOTG_DATA3,
70 MX31_PIN_USBOTG_DATA4__USBOTG_DATA4,
71 MX31_PIN_USBOTG_DATA5__USBOTG_DATA5,
72 MX31_PIN_USBOTG_DATA6__USBOTG_DATA6,
73 MX31_PIN_USBOTG_DATA7__USBOTG_DATA7,
74 MX31_PIN_USBOTG_CLK__USBOTG_CLK, MX31_PIN_USBOTG_DIR__USBOTG_DIR,
75 MX31_PIN_USBOTG_NXT__USBOTG_NXT, MX31_PIN_USBOTG_STP__USBOTG_STP,
76 MX31_PIN_USB_OC__GPIO1_30,
d67d1075
VL
77 /* USB H2 */
78 MX31_PIN_USBH2_DATA0__USBH2_DATA0,
79 MX31_PIN_USBH2_DATA1__USBH2_DATA1,
80 MX31_PIN_STXD3__USBH2_DATA2, MX31_PIN_SRXD3__USBH2_DATA3,
81 MX31_PIN_SCK3__USBH2_DATA4, MX31_PIN_SFS3__USBH2_DATA5,
82 MX31_PIN_STXD6__USBH2_DATA6, MX31_PIN_SRXD6__USBH2_DATA7,
83 MX31_PIN_USBH2_CLK__USBH2_CLK, MX31_PIN_USBH2_DIR__USBH2_DIR,
84 MX31_PIN_USBH2_NXT__USBH2_NXT, MX31_PIN_USBH2_STP__USBH2_STP,
85 MX31_PIN_SCK6__GPIO1_25,
77aa561d
VL
86 /* LEDs */
87 MX31_PIN_SVEN0__GPIO2_0, MX31_PIN_STX0__GPIO2_1,
88 MX31_PIN_SRX0__GPIO2_2, MX31_PIN_SIMPD0__GPIO2_3,
65da9791
VL
89 /* SPI1 */
90 MX31_PIN_CSPI2_MOSI__MOSI, MX31_PIN_CSPI2_MISO__MISO,
91 MX31_PIN_CSPI2_SCLK__SCLK, MX31_PIN_CSPI2_SPI_RDY__SPI_RDY,
92 MX31_PIN_CSPI2_SS0__SS0, MX31_PIN_CSPI2_SS2__SS2,
93 /* Atlas IRQ */
94 MX31_PIN_GPIO1_3__GPIO1_3,
95 /* SPI2 */
96 MX31_PIN_CSPI3_MOSI__MOSI, MX31_PIN_CSPI3_MISO__MISO,
97 MX31_PIN_CSPI3_SCLK__SCLK, MX31_PIN_CSPI3_SPI_RDY__SPI_RDY,
98 MX31_PIN_CSPI2_SS1__CSPI3_SS1,
220bbcea
VL
99};
100
988d2d49 101static struct physmap_flash_data mx31moboard_flash_data = {
27ad4bf7 102 .width = 2,
988d2d49
VL
103};
104
105static struct resource mx31moboard_flash_resource = {
106 .start = 0xa0000000,
107 .end = 0xa1ffffff,
108 .flags = IORESOURCE_MEM,
109};
110
111static struct platform_device mx31moboard_flash = {
112 .name = "physmap-flash",
113 .id = 0,
114 .dev = {
115 .platform_data = &mx31moboard_flash_data,
116 },
117 .resource = &mx31moboard_flash_resource,
118 .num_resources = 1,
119};
120
421bf82e
VL
121static int moboard_uart0_init(struct platform_device *pdev)
122{
5109a459
UKK
123 int ret = gpio_request(IOMUX_TO_GPIO(MX31_PIN_CTS1), "uart0-cts-hack");
124 if (ret)
125 return ret;
126
127 ret = gpio_direction_output(IOMUX_TO_GPIO(MX31_PIN_CTS1), 0);
128 if (ret)
129 gpio_free(IOMUX_TO_GPIO(MX31_PIN_CTS1));
130
131 return ret;
132}
133
134static void moboard_uart0_exit(struct platform_device *pdev)
135{
136 gpio_free(IOMUX_TO_GPIO(MX31_PIN_CTS1));
421bf82e
VL
137}
138
16cf5c41 139static const struct imxuart_platform_data uart0_pdata __initconst = {
421bf82e 140 .init = moboard_uart0_init,
5109a459 141 .exit = moboard_uart0_exit,
421bf82e
VL
142};
143
16cf5c41 144static const struct imxuart_platform_data uart4_pdata __initconst = {
988d2d49
VL
145 .flags = IMXUART_HAVE_RTSCTS,
146};
147
4a9b8b0b 148static const struct imxi2c_platform_data moboard_i2c0_data __initconst = {
4ec6ecc7
VL
149 .bitrate = 400000,
150};
151
4a9b8b0b 152static const struct imxi2c_platform_data moboard_i2c1_data __initconst = {
4ec6ecc7
VL
153 .bitrate = 100000,
154};
155
65da9791
VL
156static int moboard_spi1_cs[] = {
157 MXC_SPI_CS(0),
158 MXC_SPI_CS(2),
159};
160
06606ff1 161static const struct spi_imx_master moboard_spi1_pdata __initconst = {
65da9791
VL
162 .chipselect = moboard_spi1_cs,
163 .num_chipselect = ARRAY_SIZE(moboard_spi1_cs),
164};
165
166static struct regulator_consumer_supply sdhc_consumers[] = {
167 {
6a697e3d 168 .dev_name = "mxc-mmc.0",
65da9791
VL
169 .supply = "sdhc0_vcc",
170 },
171 {
6a697e3d 172 .dev_name = "mxc-mmc.1",
65da9791
VL
173 .supply = "sdhc1_vcc",
174 },
175};
176
177static struct regulator_init_data sdhc_vreg_data = {
178 .constraints = {
179 .min_uV = 2700000,
180 .max_uV = 3000000,
181 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE |
182 REGULATOR_CHANGE_MODE | REGULATOR_CHANGE_STATUS,
183 .valid_modes_mask = REGULATOR_MODE_NORMAL |
184 REGULATOR_MODE_FAST,
185 .always_on = 0,
186 .boot_on = 1,
187 },
188 .num_consumer_supplies = ARRAY_SIZE(sdhc_consumers),
189 .consumer_supplies = sdhc_consumers,
190};
191
192static struct regulator_consumer_supply cam_consumers[] = {
193 {
afa77ef3
UKK
194 .dev_name = "mx3_camera.0",
195 .supply = "cam_vcc",
65da9791
VL
196 },
197};
198
199static struct regulator_init_data cam_vreg_data = {
200 .constraints = {
201 .min_uV = 2700000,
202 .max_uV = 3000000,
203 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE |
204 REGULATOR_CHANGE_MODE | REGULATOR_CHANGE_STATUS,
205 .valid_modes_mask = REGULATOR_MODE_NORMAL |
206 REGULATOR_MODE_FAST,
207 .always_on = 0,
208 .boot_on = 1,
209 },
210 .num_consumer_supplies = ARRAY_SIZE(cam_consumers),
211 .consumer_supplies = cam_consumers,
212};
213
5836372e 214static struct mc13xxx_regulator_init_data moboard_regulators[] = {
65da9791 215 {
57c78e35 216 .id = MC13783_REG_VMMC1,
65da9791
VL
217 .init_data = &sdhc_vreg_data,
218 },
219 {
57c78e35 220 .id = MC13783_REG_VCAM,
65da9791
VL
221 .init_data = &cam_vreg_data,
222 },
223};
224
a7cca8ae
PR
225static struct mc13783_led_platform_data moboard_led[] = {
226 {
227 .id = MC13783_LED_R1,
228 .name = "coreboard-led-4:red",
229 .max_current = 2,
230 },
231 {
232 .id = MC13783_LED_G1,
233 .name = "coreboard-led-4:green",
234 .max_current = 2,
235 },
236 {
237 .id = MC13783_LED_B1,
238 .name = "coreboard-led-4:blue",
239 .max_current = 2,
240 },
241 {
242 .id = MC13783_LED_R2,
243 .name = "coreboard-led-5:red",
244 .max_current = 3,
245 },
246 {
247 .id = MC13783_LED_G2,
248 .name = "coreboard-led-5:green",
249 .max_current = 3,
250 },
251 {
252 .id = MC13783_LED_B2,
253 .name = "coreboard-led-5:blue",
254 .max_current = 3,
255 },
256};
257
258static struct mc13783_leds_platform_data moboard_leds = {
259 .num_leds = ARRAY_SIZE(moboard_led),
260 .led = moboard_led,
261 .flags = MC13783_LED_SLEWLIMTC,
262 .abmode = MC13783_LED_AB_DISABLED,
263 .tc1_period = MC13783_LED_PERIOD_10MS,
264 .tc2_period = MC13783_LED_PERIOD_10MS,
265};
266
5836372e 267static struct mc13xxx_platform_data moboard_pmic = {
4ec1b54c
AS
268 .regulators = {
269 .regulators = moboard_regulators,
270 .num_regulators = ARRAY_SIZE(moboard_regulators),
271 },
a7cca8ae 272 .leds = &moboard_leds,
5836372e
DJ
273 .flags = MC13XXX_USE_REGULATOR | MC13XXX_USE_RTC |
274 MC13XXX_USE_ADC | MC13XXX_USE_LED,
65da9791
VL
275};
276
277static struct spi_board_info moboard_spi_board_info[] __initdata = {
278 {
279 .modalias = "mc13783",
280 .irq = IOMUX_TO_IRQ(MX31_PIN_GPIO1_3),
281 .max_speed_hz = 300000,
282 .bus_num = 1,
283 .chip_select = 0,
284 .platform_data = &moboard_pmic,
285 .mode = SPI_CS_HIGH,
286 },
65da9791
VL
287};
288
289static int moboard_spi2_cs[] = {
290 MXC_SPI_CS(1),
291};
292
06606ff1 293static const struct spi_imx_master moboard_spi2_pdata __initconst = {
65da9791
VL
294 .chipselect = moboard_spi2_cs,
295 .num_chipselect = ARRAY_SIZE(moboard_spi2_cs),
296};
297
45b131a7
VL
298#define SDHC1_CD IOMUX_TO_GPIO(MX31_PIN_ATA_CS0)
299#define SDHC1_WP IOMUX_TO_GPIO(MX31_PIN_ATA_CS1)
300
301static int moboard_sdhc1_get_ro(struct device *dev)
302{
563abb4b 303 return !gpio_get_value(SDHC1_WP);
45b131a7
VL
304}
305
306static int moboard_sdhc1_init(struct device *dev, irq_handler_t detect_irq,
307 void *data)
308{
4f163eb8
SH
309 int ret;
310
311 ret = gpio_request(SDHC1_CD, "sdhc-detect");
312 if (ret)
313 return ret;
314
315 gpio_direction_input(SDHC1_CD);
316
317 ret = gpio_request(SDHC1_WP, "sdhc-wp");
318 if (ret)
319 goto err_gpio_free;
320 gpio_direction_input(SDHC1_WP);
321
322 ret = request_irq(gpio_to_irq(SDHC1_CD), detect_irq,
45b131a7
VL
323 IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING,
324 "sdhc1-card-detect", data);
4f163eb8
SH
325 if (ret)
326 goto err_gpio_free_2;
327
328 return 0;
329
330err_gpio_free_2:
331 gpio_free(SDHC1_WP);
332err_gpio_free:
333 gpio_free(SDHC1_CD);
334
335 return ret;
45b131a7
VL
336}
337
338static void moboard_sdhc1_exit(struct device *dev, void *data)
339{
340 free_irq(gpio_to_irq(SDHC1_CD), data);
4f163eb8
SH
341 gpio_free(SDHC1_WP);
342 gpio_free(SDHC1_CD);
45b131a7
VL
343}
344
6a697e3d 345static const struct imxmmc_platform_data sdhc1_pdata __initconst = {
45b131a7
VL
346 .get_ro = moboard_sdhc1_get_ro,
347 .init = moboard_sdhc1_init,
348 .exit = moboard_sdhc1_exit,
349};
350
b23f1534
VL
351/*
352 * this pin is dedicated for all mx31moboard systems, so we do it here
353 */
354#define USB_RESET_B IOMUX_TO_GPIO(MX31_PIN_GPIO1_0)
88b05647 355#define USB_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | \
25783602 356 PAD_CTL_ODE_CMOS)
88b05647
VL
357
358#define OTG_EN_B IOMUX_TO_GPIO(MX31_PIN_USB_OC)
25783602 359#define USBH2_EN_B IOMUX_TO_GPIO(MX31_PIN_SCK6)
88b05647 360
25783602 361static void usb_xcvr_reset(void)
88b05647 362{
25783602
PR
363 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA0, USB_PAD_CFG | PAD_CTL_100K_PD);
364 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA1, USB_PAD_CFG | PAD_CTL_100K_PD);
365 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA2, USB_PAD_CFG | PAD_CTL_100K_PD);
366 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA3, USB_PAD_CFG | PAD_CTL_100K_PD);
367 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA4, USB_PAD_CFG | PAD_CTL_100K_PD);
368 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA5, USB_PAD_CFG | PAD_CTL_100K_PD);
369 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA6, USB_PAD_CFG | PAD_CTL_100K_PD);
370 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA7, USB_PAD_CFG | PAD_CTL_100K_PD);
371 mxc_iomux_set_pad(MX31_PIN_USBOTG_CLK, USB_PAD_CFG | PAD_CTL_100K_PU);
372 mxc_iomux_set_pad(MX31_PIN_USBOTG_DIR, USB_PAD_CFG | PAD_CTL_100K_PU);
373 mxc_iomux_set_pad(MX31_PIN_USBOTG_NXT, USB_PAD_CFG | PAD_CTL_100K_PU);
374 mxc_iomux_set_pad(MX31_PIN_USBOTG_STP, USB_PAD_CFG | PAD_CTL_100K_PU);
375
376 mxc_iomux_set_gpr(MUX_PGP_UH2, true);
377 mxc_iomux_set_pad(MX31_PIN_USBH2_CLK, USB_PAD_CFG | PAD_CTL_100K_PU);
378 mxc_iomux_set_pad(MX31_PIN_USBH2_DIR, USB_PAD_CFG | PAD_CTL_100K_PU);
379 mxc_iomux_set_pad(MX31_PIN_USBH2_NXT, USB_PAD_CFG | PAD_CTL_100K_PU);
380 mxc_iomux_set_pad(MX31_PIN_USBH2_STP, USB_PAD_CFG | PAD_CTL_100K_PU);
381 mxc_iomux_set_pad(MX31_PIN_USBH2_DATA0, USB_PAD_CFG | PAD_CTL_100K_PD);
382 mxc_iomux_set_pad(MX31_PIN_USBH2_DATA1, USB_PAD_CFG | PAD_CTL_100K_PD);
383 mxc_iomux_set_pad(MX31_PIN_SRXD6, USB_PAD_CFG | PAD_CTL_100K_PD);
384 mxc_iomux_set_pad(MX31_PIN_STXD6, USB_PAD_CFG | PAD_CTL_100K_PD);
385 mxc_iomux_set_pad(MX31_PIN_SFS3, USB_PAD_CFG | PAD_CTL_100K_PD);
386 mxc_iomux_set_pad(MX31_PIN_SCK3, USB_PAD_CFG | PAD_CTL_100K_PD);
387 mxc_iomux_set_pad(MX31_PIN_SRXD3, USB_PAD_CFG | PAD_CTL_100K_PD);
388 mxc_iomux_set_pad(MX31_PIN_STXD3, USB_PAD_CFG | PAD_CTL_100K_PD);
88b05647
VL
389
390 gpio_request(OTG_EN_B, "usb-udc-en");
391 gpio_direction_output(OTG_EN_B, 0);
25783602
PR
392 gpio_request(USBH2_EN_B, "usbh2-en");
393 gpio_direction_output(USBH2_EN_B, 0);
394
395 gpio_request(USB_RESET_B, "usb-reset");
396 gpio_direction_output(USB_RESET_B, 0);
397 mdelay(1);
398 gpio_set_value(USB_RESET_B, 1);
399 mdelay(1);
88b05647
VL
400}
401
4bd597b6
SH
402static int moboard_usbh2_init_hw(struct platform_device *pdev)
403{
404 return mx31_initialize_usb_hw(pdev->id, MXC_EHCI_POWER_PINS_ENABLED);
405}
f9ffaa9c 406
2d58de28 407static struct mxc_usbh_platform_data usbh2_pdata __initdata = {
4bd597b6 408 .init = moboard_usbh2_init_hw,
d67d1075 409 .portsc = MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT,
d67d1075
VL
410};
411
412static int __init moboard_usbh2_init(void)
413{
2d58de28
UKK
414 struct platform_device *pdev;
415
48f6b099
SH
416 usbh2_pdata.otg = imx_otg_ulpi_create(ULPI_OTG_DRVVBUS |
417 ULPI_OTG_DRVVBUS_EXT);
418 if (!usbh2_pdata.otg)
419 return -ENODEV;
d67d1075 420
2d58de28
UKK
421 pdev = imx31_add_mxc_ehci_hs(2, &usbh2_pdata);
422 if (IS_ERR(pdev))
423 return PTR_ERR(pdev);
424
425 return 0;
d67d1075 426}
d67d1075 427
47e837b5 428static const struct gpio_led mx31moboard_leds[] __initconst = {
77aa561d 429 {
27ad4bf7 430 .name = "coreboard-led-0:red:running",
77aa561d 431 .default_trigger = "heartbeat",
27ad4bf7 432 .gpio = IOMUX_TO_GPIO(MX31_PIN_SVEN0),
77aa561d
VL
433 }, {
434 .name = "coreboard-led-1:red",
435 .gpio = IOMUX_TO_GPIO(MX31_PIN_STX0),
436 }, {
437 .name = "coreboard-led-2:red",
438 .gpio = IOMUX_TO_GPIO(MX31_PIN_SRX0),
439 }, {
440 .name = "coreboard-led-3:red",
441 .gpio = IOMUX_TO_GPIO(MX31_PIN_SIMPD0),
442 },
443};
444
47e837b5 445static const struct gpio_led_platform_data mx31moboard_led_pdata __initconst = {
27ad4bf7 446 .num_leds = ARRAY_SIZE(mx31moboard_leds),
77aa561d
VL
447 .leds = mx31moboard_leds,
448};
449
afa77ef3 450static const struct ipu_platform_data mx3_ipu_data __initconst = {
4dd71293
VL
451 .irq_base = MXC_IPU_IRQ_START,
452};
453
988d2d49
VL
454static struct platform_device *devices[] __initdata = {
455 &mx31moboard_flash,
456};
457
afa77ef3 458static struct mx3_camera_pdata camera_pdata __initdata = {
04ea3c80
VL
459 .flags = MX3_CAMERA_DATAWIDTH_8 | MX3_CAMERA_DATAWIDTH_10,
460 .mclk_10khz = 4800,
461};
462
031e9127
UKK
463static phys_addr_t mx3_camera_base __initdata;
464#define MX3_CAMERA_BUF_SIZE SZ_4M
04ea3c80 465
afa77ef3 466static int __init mx31moboard_init_cam(void)
04ea3c80 467{
afa77ef3
UKK
468 int dma, ret = -ENOMEM;
469 struct platform_device *pdev;
470
471 imx31_add_ipu_core(&mx3_ipu_data);
04ea3c80 472
afa77ef3
UKK
473 pdev = imx31_alloc_mx3_camera(&camera_pdata);
474 if (IS_ERR(pdev))
475 return PTR_ERR(pdev);
04ea3c80 476
afa77ef3 477 dma = dma_declare_coherent_memory(&pdev->dev,
031e9127
UKK
478 mx3_camera_base, mx3_camera_base,
479 MX3_CAMERA_BUF_SIZE,
04ea3c80 480 DMA_MEMORY_MAP | DMA_MEMORY_EXCLUSIVE);
afa77ef3
UKK
481 if (!(dma & DMA_MEMORY_MAP))
482 goto err;
483
484 ret = platform_device_add(pdev);
485 if (ret)
486err:
487 platform_device_put(pdev);
488
489 return ret;
04ea3c80 490
04ea3c80
VL
491}
492
e00f0b4a
VL
493static int mx31moboard_baseboard;
494core_param(mx31moboard_baseboard, mx31moboard_baseboard, int, 0444);
495
988d2d49
VL
496/*
497 * Board specific initialization.
498 */
e134fb2b 499static void __init mx31moboard_init(void)
988d2d49 500{
b78d8e59
SG
501 imx31_soc_init();
502
220bbcea
VL
503 mxc_iomux_setup_multiple_pins(moboard_pins, ARRAY_SIZE(moboard_pins),
504 "moboard");
505
988d2d49 506 platform_add_devices(devices, ARRAY_SIZE(devices));
47e837b5 507 gpio_led_register_device(-1, &mx31moboard_led_pdata);
988d2d49 508
16cf5c41
UKK
509 imx31_add_imx_uart0(&uart0_pdata);
510 imx31_add_imx_uart4(&uart4_pdata);
e00f0b4a 511
4a9b8b0b
UKK
512 imx31_add_imx_i2c0(&moboard_i2c0_data);
513 imx31_add_imx_i2c1(&moboard_i2c1_data);
4ec6ecc7 514
06606ff1
UKK
515 imx31_add_spi_imx1(&moboard_spi1_pdata);
516 imx31_add_spi_imx2(&moboard_spi2_pdata);
65da9791
VL
517
518 gpio_request(IOMUX_TO_GPIO(MX31_PIN_GPIO1_3), "pmic-irq");
519 gpio_direction_input(IOMUX_TO_GPIO(MX31_PIN_GPIO1_3));
520 spi_register_board_info(moboard_spi_board_info,
521 ARRAY_SIZE(moboard_spi_board_info));
522
6a697e3d 523 imx31_add_mxc_mmc(0, &sdhc1_pdata);
45b131a7 524
afa77ef3 525 mx31moboard_init_cam();
4dd71293 526
b23f1534
VL
527 usb_xcvr_reset();
528
d67d1075 529 moboard_usbh2_init();
88b05647 530
e00f0b4a
VL
531 switch (mx31moboard_baseboard) {
532 case MX31NOBOARD:
533 break;
534 case MX31DEVBOARD:
535 mx31moboard_devboard_init();
536 break;
537 case MX31MARXBOT:
538 mx31moboard_marxbot_init();
539 break;
e335c75c 540 case MX31SMARTBOT:
3a47b1a4
PR
541 case MX31EYEBOT:
542 mx31moboard_smartbot_init(mx31moboard_baseboard);
e335c75c 543 break;
e00f0b4a 544 default:
220bbcea
VL
545 printk(KERN_ERR "Illegal mx31moboard_baseboard type %d\n",
546 mx31moboard_baseboard);
e00f0b4a 547 }
988d2d49
VL
548}
549
988d2d49
VL
550static void __init mx31moboard_timer_init(void)
551{
30c730f8 552 mx31_clocks_init(26000000);
988d2d49
VL
553}
554
555struct sys_timer mx31moboard_timer = {
556 .init = mx31moboard_timer_init,
557};
558
031e9127
UKK
559static void __init mx31moboard_reserve(void)
560{
561 /* reserve 4 MiB for mx3-camera */
562 mx3_camera_base = memblock_alloc(MX3_CAMERA_BUF_SIZE,
563 MX3_CAMERA_BUF_SIZE);
564 memblock_free(mx3_camera_base, MX3_CAMERA_BUF_SIZE);
565 memblock_remove(mx3_camera_base, MX3_CAMERA_BUF_SIZE);
566}
567
988d2d49
VL
568MACHINE_START(MX31MOBOARD, "EPFL Mobots mx31moboard")
569 /* Maintainer: Valentin Longchamp, EPFL Mobots group */
dc8f1907 570 .atag_offset = 0x100,
031e9127 571 .reserve = mx31moboard_reserve,
97976e22
UKK
572 .map_io = mx31_map_io,
573 .init_early = imx31_init_early,
574 .init_irq = mx31_init_irq,
575 .timer = &mx31moboard_timer,
e134fb2b 576 .init_machine = mx31moboard_init,
988d2d49 577MACHINE_END
This page took 0.30549 seconds and 5 git commands to generate.