projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
regulator: provide a helper for registering a fixed regulator
[deliverable/linux.git] / arch / arm / mach-imx / mach-pcm037.c
CommitLineData
ce8ffef0
SH		 1/*
2 * Copyright (C) 2008 Sascha Hauer, Pengutronix
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
ce8ffef0
SH		 13 */
14
15#include <linux/types.h>
16#include <linux/init.h>
32c1ad9a 17#include <linux/dma-mapping.h>
ce8ffef0
SH		 18#include <linux/platform_device.h>
19#include <linux/mtd/physmap.h>
3dad21a9 20#include <linux/mtd/plat-ram.h>
ce8ffef0 21#include <linux/memory.h>
ba54b958 22#include <linux/gpio.h>
4353318e 23#include <linux/smsc911x.h>
ba54b958 24#include <linux/interrupt.h>
79206750
SH		 25#include <linux/i2c.h>
26#include <linux/i2c/at24.h>
dddd4a49
SH		 27#include <linux/delay.h>
28#include <linux/spi/spi.h>
29#include <linux/irq.h>
91bf9a25 30#include <linux/can/platform/sja1000.h>
ee14373c
SH		 31#include <linux/usb/otg.h>
32#include <linux/usb/ulpi.h>
5a0e3ad6 33#include <linux/gfp.h>
dca7c0b4 34#include <linux/memblock.h>
ce8ffef0 35
32c1ad9a
GL		 36#include <media/soc_camera.h>
37
ce8ffef0
SH		 38#include <asm/mach-types.h>
39#include <asm/mach/arch.h>
40#include <asm/mach/time.h>
41#include <asm/mach/map.h>
716a3dc2 42#include <asm/memblock.h>
a09e64fb 43#include <mach/common.h>
32c1ad9a 44#include <mach/hardware.h>
a09e64fb 45#include <mach/iomux-mx3.h>
ee14373c 46#include <mach/ulpi.h>
ce8ffef0 47
a2ceeef5 48#include "devices-imx31.h"
574ec547
GL		 49#include "pcm037.h"
50
51static enum pcm037_board_variant pcm037_instance = PCM037_PCM970;
52
53static int __init pcm037_variant_setup(char *str)
54{
55 if (!strcmp("eet", str))
56 pcm037_instance = PCM037_EET;
57 else if (strcmp("pcm970", str))
58 pr_warning("Unknown pcm037 baseboard variant %s\n", str);
59
60 return 1;
61}
62
63/* Supported values: "pcm970" (default) and "eet" */
64__setup("pcm037_variant=", pcm037_variant_setup);
65
66enum pcm037_board_variant pcm037_variant(void)
67{
68 return pcm037_instance;
69}
70
71/* UART1 with RTS/CTS handshake signals */
72static unsigned int pcm037_uart1_handshake_pins[] = {
73 MX31_PIN_CTS1__CTS1,
74 MX31_PIN_RTS1__RTS1,
75 MX31_PIN_TXD1__TXD1,
76 MX31_PIN_RXD1__RXD1,
77};
78
79/* UART1 without RTS/CTS handshake signals */
80static unsigned int pcm037_uart1_pins[] = {
81 MX31_PIN_TXD1__TXD1,
82 MX31_PIN_RXD1__RXD1,
83};
5cf09421 84
01ac7d58
SH		 85static unsigned int pcm037_pins[] = {
86 /* I2C */
87 MX31_PIN_CSPI2_MOSI__SCL,
88 MX31_PIN_CSPI2_MISO__SDA,
32c1ad9a
GL		 89 MX31_PIN_CSPI2_SS2__I2C3_SDA,
90 MX31_PIN_CSPI2_SCLK__I2C3_SCL,
01ac7d58
SH		 91 /* SDHC1 */
92 MX31_PIN_SD1_DATA3__SD1_DATA3,
93 MX31_PIN_SD1_DATA2__SD1_DATA2,
94 MX31_PIN_SD1_DATA1__SD1_DATA1,
95 MX31_PIN_SD1_DATA0__SD1_DATA0,
96 MX31_PIN_SD1_CLK__SD1_CLK,
97 MX31_PIN_SD1_CMD__SD1_CMD,
98 IOMUX_MODE(MX31_PIN_SCK6, IOMUX_CONFIG_GPIO), /* card detect */
99 IOMUX_MODE(MX31_PIN_SFS6, IOMUX_CONFIG_GPIO), /* write protect */
100 /* SPI1 */
101 MX31_PIN_CSPI1_MOSI__MOSI,
102 MX31_PIN_CSPI1_MISO__MISO,
103 MX31_PIN_CSPI1_SCLK__SCLK,
104 MX31_PIN_CSPI1_SPI_RDY__SPI_RDY,
105 MX31_PIN_CSPI1_SS0__SS0,
106 MX31_PIN_CSPI1_SS1__SS1,
107 MX31_PIN_CSPI1_SS2__SS2,
01ac7d58
SH		 108 /* UART2 */
109 MX31_PIN_TXD2__TXD2,
110 MX31_PIN_RXD2__RXD2,
111 MX31_PIN_CTS2__CTS2,
112 MX31_PIN_RTS2__RTS2,
113 /* UART3 */
114 MX31_PIN_CSPI3_MOSI__RXD3,
115 MX31_PIN_CSPI3_MISO__TXD3,
116 MX31_PIN_CSPI3_SCLK__RTS3,
117 MX31_PIN_CSPI3_SPI_RDY__CTS3,
118 /* LAN9217 irq pin */
119 IOMUX_MODE(MX31_PIN_GPIO3_1, IOMUX_CONFIG_GPIO),
120 /* Onewire */
121 MX31_PIN_BATT_LINE__OWIRE,
122 /* Framebuffer */
123 MX31_PIN_LD0__LD0,
124 MX31_PIN_LD1__LD1,
125 MX31_PIN_LD2__LD2,
126 MX31_PIN_LD3__LD3,
127 MX31_PIN_LD4__LD4,
128 MX31_PIN_LD5__LD5,
129 MX31_PIN_LD6__LD6,
130 MX31_PIN_LD7__LD7,
131 MX31_PIN_LD8__LD8,
132 MX31_PIN_LD9__LD9,
133 MX31_PIN_LD10__LD10,
134 MX31_PIN_LD11__LD11,
135 MX31_PIN_LD12__LD12,
136 MX31_PIN_LD13__LD13,
137 MX31_PIN_LD14__LD14,
138 MX31_PIN_LD15__LD15,
139 MX31_PIN_LD16__LD16,
140 MX31_PIN_LD17__LD17,
141 MX31_PIN_VSYNC3__VSYNC3,
142 MX31_PIN_HSYNC__HSYNC,
143 MX31_PIN_FPSHIFT__FPSHIFT,
144 MX31_PIN_DRDY0__DRDY0,
145 MX31_PIN_D3_REV__D3_REV,
146 MX31_PIN_CONTRAST__CONTRAST,
147 MX31_PIN_D3_SPL__D3_SPL,
148 MX31_PIN_D3_CLS__D3_CLS,
149 MX31_PIN_LCS0__GPI03_23,
32c1ad9a
GL		 150 /* CSI */
151 IOMUX_MODE(MX31_PIN_CSI_D5, IOMUX_CONFIG_GPIO),
152 MX31_PIN_CSI_D6__CSI_D6,
153 MX31_PIN_CSI_D7__CSI_D7,
154 MX31_PIN_CSI_D8__CSI_D8,
155 MX31_PIN_CSI_D9__CSI_D9,
156 MX31_PIN_CSI_D10__CSI_D10,
157 MX31_PIN_CSI_D11__CSI_D11,
158 MX31_PIN_CSI_D12__CSI_D12,
159 MX31_PIN_CSI_D13__CSI_D13,
160 MX31_PIN_CSI_D14__CSI_D14,
161 MX31_PIN_CSI_D15__CSI_D15,
162 MX31_PIN_CSI_HSYNC__CSI_HSYNC,
163 MX31_PIN_CSI_MCLK__CSI_MCLK,
164 MX31_PIN_CSI_PIXCLK__CSI_PIXCLK,
165 MX31_PIN_CSI_VSYNC__CSI_VSYNC,
e0fd4db3
LF		 166 /* GPIO */
167 IOMUX_MODE(MX31_PIN_ATA_DMACK, IOMUX_CONFIG_GPIO),
ee14373c 168 /* OTG */
eb05bbeb
GL		 169 MX31_PIN_USBOTG_DATA0__USBOTG_DATA0,
170 MX31_PIN_USBOTG_DATA1__USBOTG_DATA1,
171 MX31_PIN_USBOTG_DATA2__USBOTG_DATA2,
172 MX31_PIN_USBOTG_DATA3__USBOTG_DATA3,
173 MX31_PIN_USBOTG_DATA4__USBOTG_DATA4,
174 MX31_PIN_USBOTG_DATA5__USBOTG_DATA5,
175 MX31_PIN_USBOTG_DATA6__USBOTG_DATA6,
176 MX31_PIN_USBOTG_DATA7__USBOTG_DATA7,
177 MX31_PIN_USBOTG_CLK__USBOTG_CLK,
178 MX31_PIN_USBOTG_DIR__USBOTG_DIR,
179 MX31_PIN_USBOTG_NXT__USBOTG_NXT,
180 MX31_PIN_USBOTG_STP__USBOTG_STP,
ee14373c
SH		 181 /* USB host 2 */
182 IOMUX_MODE(MX31_PIN_USBH2_CLK, IOMUX_CONFIG_FUNC),
183 IOMUX_MODE(MX31_PIN_USBH2_DIR, IOMUX_CONFIG_FUNC),
184 IOMUX_MODE(MX31_PIN_USBH2_NXT, IOMUX_CONFIG_FUNC),
185 IOMUX_MODE(MX31_PIN_USBH2_STP, IOMUX_CONFIG_FUNC),
186 IOMUX_MODE(MX31_PIN_USBH2_DATA0, IOMUX_CONFIG_FUNC),
187 IOMUX_MODE(MX31_PIN_USBH2_DATA1, IOMUX_CONFIG_FUNC),
188 IOMUX_MODE(MX31_PIN_STXD3, IOMUX_CONFIG_FUNC),
189 IOMUX_MODE(MX31_PIN_SRXD3, IOMUX_CONFIG_FUNC),
190 IOMUX_MODE(MX31_PIN_SCK3, IOMUX_CONFIG_FUNC),
191 IOMUX_MODE(MX31_PIN_SFS3, IOMUX_CONFIG_FUNC),
192 IOMUX_MODE(MX31_PIN_STXD6, IOMUX_CONFIG_FUNC),
193 IOMUX_MODE(MX31_PIN_SRXD6, IOMUX_CONFIG_FUNC),
eb05bbeb
GL		 194};
195
ee14373c
SH		 196static struct physmap_flash_data pcm037_flash_data = {
197 .width = 2,
198};
eb05bbeb 199
ee14373c
SH		 200static struct resource pcm037_flash_resource = {
201 .start = 0xa0000000,
202 .end = 0xa1ffffff,
203 .flags = IORESOURCE_MEM,
eb05bbeb
GL		 204};
205
ce8ffef0
SH		 206static struct platform_device pcm037_flash = {
207 .name = "physmap-flash",
208 .id = 0,
209 .dev = {
210 .platform_data = &pcm037_flash_data,
211 },
212 .resource = &pcm037_flash_resource,
213 .num_resources = 1,
214};
215
16cf5c41 216static const struct imxuart_platform_data uart_pdata __initconst = {
a9b06233 217 .flags = IMXUART_HAVE_RTSCTS,
ce8ffef0
SH		 218};
219
4353318e 220static struct resource smsc911x_resources[] = {
3f4f54b4 221 {
f568dd7f
UKK		 222 .start = MX31_CS1_BASE_ADDR + 0x300,
223 .end = MX31_CS1_BASE_ADDR + 0x300 + SZ_64K - 1,
ba54b958 224 .flags = IORESOURCE_MEM,
3f4f54b4 225 }, {
ba54b958
GL		 226 .start = IOMUX_TO_IRQ(MX31_PIN_GPIO3_1),
227 .end = IOMUX_TO_IRQ(MX31_PIN_GPIO3_1),
4353318e 228 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
ba54b958
GL		 229 },
230};
231
4353318e
SG		 232static struct smsc911x_platform_config smsc911x_info = {
233 .flags = SMSC911X_USE_32BIT | SMSC911X_FORCE_INTERNAL_PHY |
234 SMSC911X_SAVE_MAC_ADDRESS,
235 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
236 .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
237 .phy_interface = PHY_INTERFACE_MODE_MII,
ba54b958
GL		 238};
239
240static struct platform_device pcm037_eth = {
4353318e 241 .name = "smsc911x",
ba54b958 242 .id = -1,
4353318e
SG		 243 .num_resources = ARRAY_SIZE(smsc911x_resources),
244 .resource = smsc911x_resources,
ba54b958 245 .dev = {
4353318e 246 .platform_data = &smsc911x_info,
ba54b958
GL		 247 },
248};
249
3dad21a9
SH		 250static struct platdata_mtd_ram pcm038_sram_data = {
251 .bankwidth = 2,
252};
253
254static struct resource pcm038_sram_resource = {
f568dd7f
UKK		 255 .start = MX31_CS4_BASE_ADDR,
256 .end = MX31_CS4_BASE_ADDR + 512 * 1024 - 1,
3dad21a9
SH		 257 .flags = IORESOURCE_MEM,
258};
259
260static struct platform_device pcm037_sram_device = {
261 .name = "mtd-ram",
262 .id = 0,
263 .dev = {
264 .platform_data = &pcm038_sram_data,
265 },
266 .num_resources = 1,
267 .resource = &pcm038_sram_resource,
268};
269
a2ceeef5
UKK		 270static const struct mxc_nand_platform_data
271pcm037_nand_board_info __initconst = {
3287abbd
SH		 272 .width = 1,
273 .hw_ecc = 1,
274};
275
4a9b8b0b 276static const struct imxi2c_platform_data pcm037_i2c1_data __initconst = {
79206750 277 .bitrate = 100000,
79206750
SH		 278};
279
4a9b8b0b 280static const struct imxi2c_platform_data pcm037_i2c2_data __initconst = {
32c1ad9a
GL		 281 .bitrate = 20000,
282};
283
79206750
SH		 284static struct at24_platform_data board_eeprom = {
285 .byte_len = 4096,
286 .page_size = 32,
287 .flags = AT24_FLAG_ADDR16,
288};
289
32c1ad9a
GL		 290static int pcm037_camera_power(struct device *dev, int on)
291{
292 /* disable or enable the camera in X7 or X8 PCM970 connector */
293 gpio_set_value(IOMUX_TO_GPIO(MX31_PIN_CSI_D5), !on);
294 return 0;
295}
296
9d00278d 297static struct i2c_board_info pcm037_i2c_camera[] = {
32c1ad9a
GL		 298 {
299 I2C_BOARD_INFO("mt9t031", 0x5d),
9d00278d
GL		 300 }, {
301 I2C_BOARD_INFO("mt9v022", 0x48),
32c1ad9a
GL		 302 },
303};
304
9d00278d
GL		 305static struct soc_camera_link iclink_mt9v022 = {
306 .bus_id = 0, /* Must match with the camera ID */
307 .board_info = &pcm037_i2c_camera[1],
308 .i2c_adapter_id = 2,
9d00278d
GL		 309};
310
311static struct soc_camera_link iclink_mt9t031 = {
32c1ad9a
GL		 312 .bus_id = 0, /* Must match with the camera ID */
313 .power = pcm037_camera_power,
9d00278d 314 .board_info = &pcm037_i2c_camera[0],
32c1ad9a 315 .i2c_adapter_id = 2,
32c1ad9a
GL		 316};
317
79206750 318static struct i2c_board_info pcm037_i2c_devices[] = {
32c1ad9a 319 {
79206750
SH		 320 I2C_BOARD_INFO("at24", 0x52), /* E0=0, E1=1, E2=0 */
321 .platform_data = &board_eeprom,
322 }, {
cf87a6e2 323 I2C_BOARD_INFO("pcf8563", 0x51),
79206750
SH		 324 }
325};
32c1ad9a 326
9d00278d 327static struct platform_device pcm037_mt9t031 = {
32c1ad9a
GL		 328 .name = "soc-camera-pdrv",
329 .id = 0,
330 .dev = {
9d00278d
GL		 331 .platform_data = &iclink_mt9t031,
332 },
333};
334
335static struct platform_device pcm037_mt9v022 = {
336 .name = "soc-camera-pdrv",
337 .id = 1,
338 .dev = {
339 .platform_data = &iclink_mt9v022,
32c1ad9a
GL		 340 },
341};
79206750 342
dddd4a49
SH		 343/* Not connected by default */
344#ifdef PCM970_SDHC_RW_SWITCH
345static int pcm970_sdhc1_get_ro(struct device *dev)
f2cb641f 346{
dddd4a49
SH		 347 return gpio_get_value(IOMUX_TO_GPIO(MX31_PIN_SFS6));
348}
349#endif
350
4f163eb8
SH		 351#define SDHC1_GPIO_WP IOMUX_TO_GPIO(MX31_PIN_SFS6)
352#define SDHC1_GPIO_DET IOMUX_TO_GPIO(MX31_PIN_SCK6)
353
dddd4a49
SH		 354static int pcm970_sdhc1_init(struct device *dev, irq_handler_t detect_irq,
355 void *data)
356{
357 int ret;
dddd4a49 358
4f163eb8
SH		 359 ret = gpio_request(SDHC1_GPIO_DET, "sdhc-detect");
360 if (ret)
361 return ret;
362
363 gpio_direction_input(SDHC1_GPIO_DET);
dddd4a49 364
4f163eb8
SH		 365#ifdef PCM970_SDHC_RW_SWITCH
366 ret = gpio_request(SDHC1_GPIO_WP, "sdhc-wp");
367 if (ret)
368 goto err_gpio_free;
369 gpio_direction_input(SDHC1_GPIO_WP);
370#endif
dddd4a49
SH		 371
372 ret = request_irq(IOMUX_TO_IRQ(MX31_PIN_SCK6), detect_irq,
373 IRQF_DISABLED | IRQF_TRIGGER_FALLING,
374 "sdhc-detect", data);
4f163eb8
SH		 375 if (ret)
376 goto err_gpio_free_2;
377
378 return 0;
379
380err_gpio_free_2:
381#ifdef PCM970_SDHC_RW_SWITCH
382 gpio_free(SDHC1_GPIO_WP);
383err_gpio_free:
384#endif
385 gpio_free(SDHC1_GPIO_DET);
386
dddd4a49 387 return ret;
f2cb641f
SH		 388}
389
390static void pcm970_sdhc1_exit(struct device *dev, void *data)
391{
dddd4a49 392 free_irq(IOMUX_TO_IRQ(MX31_PIN_SCK6), data);
4f163eb8
SH		 393 gpio_free(SDHC1_GPIO_DET);
394 gpio_free(SDHC1_GPIO_WP);
f2cb641f
SH		 395}
396
6a697e3d 397static const struct imxmmc_platform_data sdhc_pdata __initconst = {
dddd4a49
SH		 398#ifdef PCM970_SDHC_RW_SWITCH
399 .get_ro = pcm970_sdhc1_get_ro,
400#endif
f2cb641f
SH		 401 .init = pcm970_sdhc1_init,
402 .exit = pcm970_sdhc1_exit,
403};
404
afa77ef3 405struct mx3_camera_pdata camera_pdata __initdata = {
32c1ad9a
GL		 406 .flags = MX3_CAMERA_DATAWIDTH_8 | MX3_CAMERA_DATAWIDTH_10,
407 .mclk_10khz = 2000,
408};
409
dca7c0b4
UKK		 410static phys_addr_t mx3_camera_base __initdata;
411#define MX3_CAMERA_BUF_SIZE SZ_4M
412
afa77ef3 413static int __init pcm037_init_camera(void)
32c1ad9a 414{
afa77ef3
UKK		 415 int dma, ret = -ENOMEM;
416 struct platform_device *pdev = imx31_alloc_mx3_camera(&camera_pdata);
32c1ad9a 417
afa77ef3
UKK		 418 if (IS_ERR(pdev))
419 return PTR_ERR(pdev);
420
421 dma = dma_declare_coherent_memory(&pdev->dev,
dca7c0b4
UKK		 422 mx3_camera_base, mx3_camera_base,
423 MX3_CAMERA_BUF_SIZE,
32c1ad9a 424 DMA_MEMORY_MAP | DMA_MEMORY_EXCLUSIVE);
afa77ef3
UKK		 425 if (!(dma & DMA_MEMORY_MAP))
426 goto err;
427
428 ret = platform_device_add(pdev);
429 if (ret)
430err:
431 platform_device_put(pdev);
32c1ad9a 432
afa77ef3 433 return ret;
32c1ad9a
GL		 434}
435
ce8ffef0
SH		 436static struct platform_device *devices[] __initdata = {
437 &pcm037_flash,
3dad21a9 438 &pcm037_sram_device,
9d00278d
GL		 439 &pcm037_mt9t031,
440 &pcm037_mt9v022,
ce8ffef0
SH		 441};
442
afa77ef3 443static const struct ipu_platform_data mx3_ipu_data __initconst = {
a8df0ee8
GL		 444 .irq_base = MXC_IPU_IRQ_START,
445};
446
447static const struct fb_videomode fb_modedb[] = {
448 {
449 /* 240x320 @ 60 Hz Sharp */
450 .name = "Sharp-LQ035Q7DH06-QVGA",
451 .refresh = 60,
452 .xres = 240,
453 .yres = 320,
454 .pixclock = 185925,
455 .left_margin = 9,
456 .right_margin = 16,
457 .upper_margin = 7,
458 .lower_margin = 9,
459 .hsync_len = 1,
460 .vsync_len = 1,
461 .sync = FB_SYNC_HOR_HIGH_ACT | FB_SYNC_SHARP_MODE |
462 FB_SYNC_CLK_INVERT | FB_SYNC_CLK_IDLE_EN,
463 .vmode = FB_VMODE_NONINTERLACED,
464 .flag = 0,
465 }, {
466 /* 240x320 @ 60 Hz */
467 .name = "TX090",
468 .refresh = 60,
469 .xres = 240,
470 .yres = 320,
471 .pixclock = 38255,
472 .left_margin = 144,
473 .right_margin = 0,
474 .upper_margin = 7,
475 .lower_margin = 40,
476 .hsync_len = 96,
477 .vsync_len = 1,
478 .sync = FB_SYNC_VERT_HIGH_ACT | FB_SYNC_OE_ACT_HIGH,
479 .vmode = FB_VMODE_NONINTERLACED,
480 .flag = 0,
574ec547
GL		 481 }, {
482 /* 240x320 @ 60 Hz */
483 .name = "CMEL-OLED",
484 .refresh = 60,
485 .xres = 240,
486 .yres = 320,
487 .pixclock = 185925,
488 .left_margin = 9,
489 .right_margin = 16,
490 .upper_margin = 7,
491 .lower_margin = 9,
492 .hsync_len = 1,
493 .vsync_len = 1,
494 .sync = FB_SYNC_OE_ACT_HIGH | FB_SYNC_CLK_INVERT,
495 .vmode = FB_VMODE_NONINTERLACED,
496 .flag = 0,
a8df0ee8
GL		 497 },
498};
499
500static struct mx3fb_platform_data mx3fb_pdata = {
a8df0ee8
GL		 501 .name = "Sharp-LQ035Q7DH06-QVGA",
502 .mode = fb_modedb,
503 .num_modes = ARRAY_SIZE(fb_modedb),
504};
505
91bf9a25
SH		 506static struct resource pcm970_sja1000_resources[] = {
507 {
f568dd7f
UKK		 508 .start = MX31_CS5_BASE_ADDR,
509 .end = MX31_CS5_BASE_ADDR + 0x100 - 1,
91bf9a25
SH		 510 .flags = IORESOURCE_MEM,
511 }, {
512 .start = IOMUX_TO_IRQ(IOMUX_PIN(48, 105)),
513 .end = IOMUX_TO_IRQ(IOMUX_PIN(48, 105)),
514 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWEDGE,
515 },
516};
517
518struct sja1000_platform_data pcm970_sja1000_platform_data = {
56e6943b
WG		 519 .osc_freq = 16000000,
520 .ocr = OCR_TX1_PULLDOWN | OCR_TX0_PUSHPULL,
521 .cdr = CDR_CBP,
91bf9a25
SH		 522};
523
524static struct platform_device pcm970_sja1000 = {
525 .name = "sja1000_platform",
526 .dev = {
527 .platform_data = &pcm970_sja1000_platform_data,
528 },
529 .resource = pcm970_sja1000_resources,
530 .num_resources = ARRAY_SIZE(pcm970_sja1000_resources),
531};
532
4bd597b6
SH		 533static int pcm037_otg_init(struct platform_device *pdev)
534{
535 return mx31_initialize_usb_hw(pdev->id, MXC_EHCI_INTERFACE_DIFF_UNI);
536}
537
2d58de28 538static struct mxc_usbh_platform_data otg_pdata __initdata = {
4bd597b6 539 .init = pcm037_otg_init,
ee14373c 540 .portsc = MXC_EHCI_MODE_ULPI,
ee14373c
SH		 541};
542
4bd597b6
SH		 543static int pcm037_usbh2_init(struct platform_device *pdev)
544{
545 return mx31_initialize_usb_hw(pdev->id, MXC_EHCI_INTERFACE_DIFF_UNI);
546}
547
2d58de28 548static struct mxc_usbh_platform_data usbh2_pdata __initdata = {
4bd597b6 549 .init = pcm037_usbh2_init,
ee14373c 550 .portsc = MXC_EHCI_MODE_ULPI,
ee14373c
SH		 551};
552
9e1dde33 553static const struct fsl_usb2_platform_data otg_device_pdata __initconst = {
ee14373c
SH		 554 .operating_mode = FSL_USB2_DR_DEVICE,
555 .phy_mode = FSL_USB2_PHY_ULPI,
556};
557
558static int otg_mode_host;
559
560static int __init pcm037_otg_mode(char *options)
561{
562 if (!strcmp(options, "host"))
563 otg_mode_host = 1;
564 else if (!strcmp(options, "device"))
565 otg_mode_host = 0;
566 else
567 pr_info("otg_mode neither \"host\" nor \"device\". "
568 "Defaulting to device\n");
569 return 0;
570}
571__setup("otg_mode=", pcm037_otg_mode);
572
ce8ffef0
SH		 573/*
574 * Board specific initialization.
575 */
e134fb2b 576static void __init pcm037_init(void)
ce8ffef0 577{
4f163eb8 578 int ret;
ee14373c 579
b78d8e59
SG		 580 imx31_soc_init();
581
ee14373c 582 mxc_iomux_set_gpr(MUX_PGP_UH2, 1);
4f163eb8 583
01ac7d58
SH		 584 mxc_iomux_setup_multiple_pins(pcm037_pins, ARRAY_SIZE(pcm037_pins),
585 "pcm037");
586
ee14373c
SH		 587#define H2_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS \
588 | PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU)
589
590 mxc_iomux_set_pad(MX31_PIN_USBH2_CLK, H2_PAD_CFG);
591 mxc_iomux_set_pad(MX31_PIN_USBH2_DIR, H2_PAD_CFG);
592 mxc_iomux_set_pad(MX31_PIN_USBH2_NXT, H2_PAD_CFG);
593 mxc_iomux_set_pad(MX31_PIN_USBH2_STP, H2_PAD_CFG);
594 mxc_iomux_set_pad(MX31_PIN_USBH2_DATA0, H2_PAD_CFG); /* USBH2_DATA0 */
595 mxc_iomux_set_pad(MX31_PIN_USBH2_DATA1, H2_PAD_CFG); /* USBH2_DATA1 */
596 mxc_iomux_set_pad(MX31_PIN_SRXD6, H2_PAD_CFG); /* USBH2_DATA2 */
597 mxc_iomux_set_pad(MX31_PIN_STXD6, H2_PAD_CFG); /* USBH2_DATA3 */
598 mxc_iomux_set_pad(MX31_PIN_SFS3, H2_PAD_CFG); /* USBH2_DATA4 */
599 mxc_iomux_set_pad(MX31_PIN_SCK3, H2_PAD_CFG); /* USBH2_DATA5 */
600 mxc_iomux_set_pad(MX31_PIN_SRXD3, H2_PAD_CFG); /* USBH2_DATA6 */
601 mxc_iomux_set_pad(MX31_PIN_STXD3, H2_PAD_CFG); /* USBH2_DATA7 */
602
574ec547
GL		 603 if (pcm037_variant() == PCM037_EET)
604 mxc_iomux_setup_multiple_pins(pcm037_uart1_pins,
605 ARRAY_SIZE(pcm037_uart1_pins), "pcm037_uart1");
606 else
607 mxc_iomux_setup_multiple_pins(pcm037_uart1_handshake_pins,
608 ARRAY_SIZE(pcm037_uart1_handshake_pins),
609 "pcm037_uart1");
610
ce8ffef0
SH		 611 platform_add_devices(devices, ARRAY_SIZE(devices));
612
742269e2 613 imx31_add_imx2_wdt(NULL);
16cf5c41
UKK		 614 imx31_add_imx_uart0(&uart_pdata);
615 /* XXX: should't this have .flags = 0 (i.e. no RTSCTS) on PCM037_EET? */
616 imx31_add_imx_uart1(&uart_pdata);
617 imx31_add_imx_uart2(&uart_pdata);
d517cab1 618
ae71a562 619 imx31_add_mxc_w1(NULL);
ba54b958 620
f8e5143b 621 /* LAN9217 IRQ pin */
4f163eb8
SH		 622 ret = gpio_request(IOMUX_TO_GPIO(MX31_PIN_GPIO3_1), "lan9217-irq");
623 if (ret)
624 pr_warning("could not get LAN irq gpio\n");
625 else {
626 gpio_direction_input(IOMUX_TO_GPIO(MX31_PIN_GPIO3_1));
627 platform_device_register(&pcm037_eth);
628 }
629
3287abbd 630
32c1ad9a 631 /* I2C adapters and devices */
79206750
SH		 632 i2c_register_board_info(1, pcm037_i2c_devices,
633 ARRAY_SIZE(pcm037_i2c_devices));
634
4a9b8b0b
UKK		 635 imx31_add_imx_i2c1(&pcm037_i2c1_data);
636 imx31_add_imx_i2c2(&pcm037_i2c2_data);
32c1ad9a 637
a2ceeef5 638 imx31_add_mxc_nand(&pcm037_nand_board_info);
6a697e3d 639 imx31_add_mxc_mmc(0, &sdhc_pdata);
afa77ef3
UKK		 640 imx31_add_ipu_core(&mx3_ipu_data);
641 imx31_add_mx3_sdc_fb(&mx3fb_pdata);
32c1ad9a
GL		 642
643 /* CSI */
644 /* Camera power: default - off */
645 ret = gpio_request(IOMUX_TO_GPIO(MX31_PIN_CSI_D5), "mt9t031-power");
646 if (!ret)
647 gpio_direction_output(IOMUX_TO_GPIO(MX31_PIN_CSI_D5), 1);
648 else
9d00278d 649 iclink_mt9t031.power = NULL;
32c1ad9a 650
afa77ef3 651 pcm037_init_camera();
91bf9a25
SH		 652
653 platform_device_register(&pcm970_sja1000);
ee14373c 654
ee14373c 655 if (otg_mode_host) {
48f6b099
SH		 656 otg_pdata.otg = imx_otg_ulpi_create(ULPI_OTG_DRVVBUS |
657 ULPI_OTG_DRVVBUS_EXT);
658 if (otg_pdata.otg)
659 imx31_add_mxc_ehci_otg(&otg_pdata);
ee14373c
SH		 660 }
661
48f6b099
SH		 662 usbh2_pdata.otg = imx_otg_ulpi_create(ULPI_OTG_DRVVBUS |
663 ULPI_OTG_DRVVBUS_EXT);
664 if (usbh2_pdata.otg)
665 imx31_add_mxc_ehci_hs(2, &usbh2_pdata);
ee14373c 666
ee14373c 667 if (!otg_mode_host)
9e1dde33 668 imx31_add_fsl_usb2_udc(&otg_device_pdata);
ee14373c 669
ce8ffef0
SH		 670}
671
ce8ffef0
SH		 672static void __init pcm037_timer_init(void)
673{
30c730f8 674 mx31_clocks_init(26000000);
ce8ffef0
SH		 675}
676
677struct sys_timer pcm037_timer = {
678 .init = pcm037_timer_init,
679};
680
dca7c0b4
UKK		 681static void __init pcm037_reserve(void)
682{
683 /* reserve 4 MiB for mx3-camera */
716a3dc2 684 mx3_camera_base = arm_memblock_steal(MX3_CAMERA_BUF_SIZE,
dca7c0b4 685 MX3_CAMERA_BUF_SIZE);
dca7c0b4
UKK		 686}
687
ce8ffef0
SH		 688MACHINE_START(PCM037, "Phytec Phycore pcm037")
689 /* Maintainer: Pengutronix */
dc8f1907 690 .atag_offset = 0x100,
dca7c0b4 691 .reserve = pcm037_reserve,
97976e22
UKK		 692 .map_io = mx31_map_io,
693 .init_early = imx31_init_early,
694 .init_irq = mx31_init_irq,
ffa2ea3f 695 .handle_irq = imx31_handle_irq,
97976e22 696 .timer = &pcm037_timer,
e134fb2b 697 .init_machine = pcm037_init,
65ea7884 698 .restart = mxc_restart,
ce8ffef0 699MACHINE_END
Linux kernel - Deliverables
This page took 0.432947 seconds and 5 git commands to generate.