Commit | Line | Data |
---|---|---|
54df5268 SH |
1 | /* |
2 | * Copyright (C) 2009 Sascha Hauer, Pengutronix | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License as published by | |
6 | * the Free Software Foundation; either version 2 of the License, or | |
7 | * (at your option) any later version. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, | |
10 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
11 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
12 | * GNU General Public License for more details. | |
54df5268 SH |
13 | */ |
14 | ||
15 | #include <linux/types.h> | |
16 | #include <linux/init.h> | |
17 | ||
18 | #include <linux/platform_device.h> | |
19 | #include <linux/mtd/physmap.h> | |
20 | #include <linux/mtd/plat-ram.h> | |
21 | #include <linux/memory.h> | |
22 | #include <linux/gpio.h> | |
23 | #include <linux/smc911x.h> | |
24 | #include <linux/interrupt.h> | |
d2831d1f | 25 | #include <linux/delay.h> |
54df5268 | 26 | #include <linux/i2c.h> |
25f73ed5 | 27 | #include <linux/platform_data/at24.h> |
cb2dc111 SH |
28 | #include <linux/usb/otg.h> |
29 | #include <linux/usb/ulpi.h> | |
54df5268 SH |
30 | |
31 | #include <asm/mach-types.h> | |
32 | #include <asm/mach/arch.h> | |
33 | #include <asm/mach/time.h> | |
34 | #include <asm/mach/map.h> | |
35 | ||
e3372474 | 36 | #include "common.h" |
e2611ba4 | 37 | #include "devices-imx35.h" |
50f2de61 | 38 | #include "hardware.h" |
267dd34c | 39 | #include "iomux-mx35.h" |
39ef6340 | 40 | #include "ulpi.h" |
54df5268 SH |
41 | |
42 | static const struct fb_videomode fb_modedb[] = { | |
43 | { | |
44 | /* 240x320 @ 60 Hz */ | |
45 | .name = "Sharp-LQ035Q7", | |
46 | .refresh = 60, | |
47 | .xres = 240, | |
48 | .yres = 320, | |
49 | .pixclock = 185925, | |
50 | .left_margin = 9, | |
51 | .right_margin = 16, | |
52 | .upper_margin = 7, | |
53 | .lower_margin = 9, | |
54 | .hsync_len = 1, | |
55 | .vsync_len = 1, | |
56 | .sync = FB_SYNC_HOR_HIGH_ACT | FB_SYNC_SHARP_MODE | FB_SYNC_CLK_INVERT | FB_SYNC_CLK_IDLE_EN, | |
57 | .vmode = FB_VMODE_NONINTERLACED, | |
58 | .flag = 0, | |
59 | }, { | |
60 | /* 240x320 @ 60 Hz */ | |
61 | .name = "TX090", | |
62 | .refresh = 60, | |
63 | .xres = 240, | |
64 | .yres = 320, | |
65 | .pixclock = 38255, | |
66 | .left_margin = 144, | |
67 | .right_margin = 0, | |
68 | .upper_margin = 7, | |
69 | .lower_margin = 40, | |
70 | .hsync_len = 96, | |
71 | .vsync_len = 1, | |
72 | .sync = FB_SYNC_VERT_HIGH_ACT | FB_SYNC_OE_ACT_HIGH, | |
73 | .vmode = FB_VMODE_NONINTERLACED, | |
74 | .flag = 0, | |
75 | }, | |
76 | }; | |
77 | ||
afa77ef3 | 78 | static struct mx3fb_platform_data mx3fb_pdata __initdata = { |
54df5268 SH |
79 | .name = "Sharp-LQ035Q7", |
80 | .mode = fb_modedb, | |
81 | .num_modes = ARRAY_SIZE(fb_modedb), | |
82 | }; | |
83 | ||
84 | static struct physmap_flash_data pcm043_flash_data = { | |
85 | .width = 2, | |
86 | }; | |
87 | ||
88 | static struct resource pcm043_flash_resource = { | |
89 | .start = 0xa0000000, | |
90 | .end = 0xa1ffffff, | |
91 | .flags = IORESOURCE_MEM, | |
92 | }; | |
93 | ||
94 | static struct platform_device pcm043_flash = { | |
95 | .name = "physmap-flash", | |
96 | .id = 0, | |
97 | .dev = { | |
98 | .platform_data = &pcm043_flash_data, | |
99 | }, | |
100 | .resource = &pcm043_flash_resource, | |
101 | .num_resources = 1, | |
102 | }; | |
103 | ||
6eafde5f | 104 | static const struct imxuart_platform_data uart_pdata __initconst = { |
54df5268 SH |
105 | .flags = IMXUART_HAVE_RTSCTS, |
106 | }; | |
107 | ||
7cdc8fa7 | 108 | static const struct imxi2c_platform_data pcm043_i2c0_data __initconst = { |
54df5268 SH |
109 | .bitrate = 50000, |
110 | }; | |
111 | ||
112 | static struct at24_platform_data board_eeprom = { | |
113 | .byte_len = 4096, | |
114 | .page_size = 32, | |
115 | .flags = AT24_FLAG_ADDR16, | |
116 | }; | |
117 | ||
118 | static struct i2c_board_info pcm043_i2c_devices[] = { | |
27ad4bf7 | 119 | { |
54df5268 SH |
120 | I2C_BOARD_INFO("at24", 0x52), /* E0=0, E1=1, E2=0 */ |
121 | .platform_data = &board_eeprom, | |
122 | }, { | |
cf87a6e2 | 123 | I2C_BOARD_INFO("pcf8563", 0x51), |
27ad4bf7 | 124 | }, |
54df5268 | 125 | }; |
54df5268 SH |
126 | |
127 | static struct platform_device *devices[] __initdata = { | |
128 | &pcm043_flash, | |
54df5268 SH |
129 | }; |
130 | ||
8f5260c8 | 131 | static iomux_v3_cfg_t pcm043_pads[] = { |
54df5268 SH |
132 | /* UART1 */ |
133 | MX35_PAD_CTS1__UART1_CTS, | |
134 | MX35_PAD_RTS1__UART1_RTS, | |
135 | MX35_PAD_TXD1__UART1_TXD_MUX, | |
136 | MX35_PAD_RXD1__UART1_RXD_MUX, | |
137 | /* UART2 */ | |
138 | MX35_PAD_CTS2__UART2_CTS, | |
139 | MX35_PAD_RTS2__UART2_RTS, | |
140 | MX35_PAD_TXD2__UART2_TXD_MUX, | |
141 | MX35_PAD_RXD2__UART2_RXD_MUX, | |
142 | /* FEC */ | |
143 | MX35_PAD_FEC_TX_CLK__FEC_TX_CLK, | |
144 | MX35_PAD_FEC_RX_CLK__FEC_RX_CLK, | |
145 | MX35_PAD_FEC_RX_DV__FEC_RX_DV, | |
146 | MX35_PAD_FEC_COL__FEC_COL, | |
147 | MX35_PAD_FEC_RDATA0__FEC_RDATA_0, | |
148 | MX35_PAD_FEC_TDATA0__FEC_TDATA_0, | |
149 | MX35_PAD_FEC_TX_EN__FEC_TX_EN, | |
150 | MX35_PAD_FEC_MDC__FEC_MDC, | |
151 | MX35_PAD_FEC_MDIO__FEC_MDIO, | |
152 | MX35_PAD_FEC_TX_ERR__FEC_TX_ERR, | |
153 | MX35_PAD_FEC_RX_ERR__FEC_RX_ERR, | |
154 | MX35_PAD_FEC_CRS__FEC_CRS, | |
155 | MX35_PAD_FEC_RDATA1__FEC_RDATA_1, | |
156 | MX35_PAD_FEC_TDATA1__FEC_TDATA_1, | |
157 | MX35_PAD_FEC_RDATA2__FEC_RDATA_2, | |
158 | MX35_PAD_FEC_TDATA2__FEC_TDATA_2, | |
159 | MX35_PAD_FEC_RDATA3__FEC_RDATA_3, | |
160 | MX35_PAD_FEC_TDATA3__FEC_TDATA_3, | |
161 | /* I2C1 */ | |
162 | MX35_PAD_I2C1_CLK__I2C1_SCL, | |
163 | MX35_PAD_I2C1_DAT__I2C1_SDA, | |
164 | /* Display */ | |
165 | MX35_PAD_LD0__IPU_DISPB_DAT_0, | |
166 | MX35_PAD_LD1__IPU_DISPB_DAT_1, | |
167 | MX35_PAD_LD2__IPU_DISPB_DAT_2, | |
168 | MX35_PAD_LD3__IPU_DISPB_DAT_3, | |
169 | MX35_PAD_LD4__IPU_DISPB_DAT_4, | |
170 | MX35_PAD_LD5__IPU_DISPB_DAT_5, | |
171 | MX35_PAD_LD6__IPU_DISPB_DAT_6, | |
172 | MX35_PAD_LD7__IPU_DISPB_DAT_7, | |
173 | MX35_PAD_LD8__IPU_DISPB_DAT_8, | |
174 | MX35_PAD_LD9__IPU_DISPB_DAT_9, | |
175 | MX35_PAD_LD10__IPU_DISPB_DAT_10, | |
176 | MX35_PAD_LD11__IPU_DISPB_DAT_11, | |
177 | MX35_PAD_LD12__IPU_DISPB_DAT_12, | |
178 | MX35_PAD_LD13__IPU_DISPB_DAT_13, | |
179 | MX35_PAD_LD14__IPU_DISPB_DAT_14, | |
180 | MX35_PAD_LD15__IPU_DISPB_DAT_15, | |
181 | MX35_PAD_LD16__IPU_DISPB_DAT_16, | |
182 | MX35_PAD_LD17__IPU_DISPB_DAT_17, | |
183 | MX35_PAD_D3_HSYNC__IPU_DISPB_D3_HSYNC, | |
184 | MX35_PAD_D3_FPSHIFT__IPU_DISPB_D3_CLK, | |
185 | MX35_PAD_D3_DRDY__IPU_DISPB_D3_DRDY, | |
186 | MX35_PAD_CONTRAST__IPU_DISPB_CONTR, | |
187 | MX35_PAD_D3_VSYNC__IPU_DISPB_D3_VSYNC, | |
188 | MX35_PAD_D3_REV__IPU_DISPB_D3_REV, | |
189 | MX35_PAD_D3_CLS__IPU_DISPB_D3_CLS, | |
8d5c1ed3 LF |
190 | /* gpio */ |
191 | MX35_PAD_ATA_CS0__GPIO2_6, | |
cb2dc111 SH |
192 | /* USB host */ |
193 | MX35_PAD_I2C2_CLK__USB_TOP_USBH2_PWR, | |
194 | MX35_PAD_I2C2_DAT__USB_TOP_USBH2_OC, | |
d2831d1f SH |
195 | /* SSI */ |
196 | MX35_PAD_STXFS4__AUDMUX_AUD4_TXFS, | |
197 | MX35_PAD_STXD4__AUDMUX_AUD4_TXD, | |
198 | MX35_PAD_SRXD4__AUDMUX_AUD4_RXD, | |
199 | MX35_PAD_SCK4__AUDMUX_AUD4_TXC, | |
da92e42b MKB |
200 | /* CAN2 */ |
201 | MX35_PAD_TX5_RX0__CAN2_TXCAN, | |
202 | MX35_PAD_TX4_RX1__CAN2_RXCAN, | |
9a545943 WS |
203 | /* esdhc */ |
204 | MX35_PAD_SD1_CMD__ESDHC1_CMD, | |
205 | MX35_PAD_SD1_CLK__ESDHC1_CLK, | |
206 | MX35_PAD_SD1_DATA0__ESDHC1_DAT0, | |
207 | MX35_PAD_SD1_DATA1__ESDHC1_DAT1, | |
208 | MX35_PAD_SD1_DATA2__ESDHC1_DAT2, | |
209 | MX35_PAD_SD1_DATA3__ESDHC1_DAT3, | |
a10aabd5 WS |
210 | MX35_PAD_ATA_DATA10__GPIO2_23, /* WriteProtect */ |
211 | MX35_PAD_ATA_DATA11__GPIO2_24, /* CardDetect */ | |
d2831d1f SH |
212 | }; |
213 | ||
d4abe933 WS |
214 | #define AC97_GPIO_TXFS IMX_GPIO_NR(2, 31) |
215 | #define AC97_GPIO_TXD IMX_GPIO_NR(2, 28) | |
216 | #define AC97_GPIO_RESET IMX_GPIO_NR(2, 0) | |
a10aabd5 WS |
217 | #define SD1_GPIO_WP IMX_GPIO_NR(2, 23) |
218 | #define SD1_GPIO_CD IMX_GPIO_NR(2, 24) | |
d2831d1f SH |
219 | |
220 | static void pcm043_ac97_warm_reset(struct snd_ac97 *ac97) | |
221 | { | |
8f5260c8 LW |
222 | iomux_v3_cfg_t txfs_gpio = MX35_PAD_STXFS4__GPIO2_31; |
223 | iomux_v3_cfg_t txfs = MX35_PAD_STXFS4__AUDMUX_AUD4_TXFS; | |
d2831d1f SH |
224 | int ret; |
225 | ||
226 | ret = gpio_request(AC97_GPIO_TXFS, "SSI"); | |
227 | if (ret) { | |
228 | printk("failed to get GPIO_TXFS: %d\n", ret); | |
229 | return; | |
230 | } | |
231 | ||
96f3e256 | 232 | mxc_iomux_v3_setup_pad(txfs_gpio); |
d2831d1f SH |
233 | |
234 | /* warm reset */ | |
235 | gpio_direction_output(AC97_GPIO_TXFS, 1); | |
236 | udelay(2); | |
237 | gpio_set_value(AC97_GPIO_TXFS, 0); | |
238 | ||
239 | gpio_free(AC97_GPIO_TXFS); | |
96f3e256 | 240 | mxc_iomux_v3_setup_pad(txfs); |
d2831d1f SH |
241 | } |
242 | ||
243 | static void pcm043_ac97_cold_reset(struct snd_ac97 *ac97) | |
244 | { | |
8f5260c8 LW |
245 | iomux_v3_cfg_t txfs_gpio = MX35_PAD_STXFS4__GPIO2_31; |
246 | iomux_v3_cfg_t txfs = MX35_PAD_STXFS4__AUDMUX_AUD4_TXFS; | |
247 | iomux_v3_cfg_t txd_gpio = MX35_PAD_STXD4__GPIO2_28; | |
248 | iomux_v3_cfg_t txd = MX35_PAD_STXD4__AUDMUX_AUD4_TXD; | |
249 | iomux_v3_cfg_t reset_gpio = MX35_PAD_SD2_CMD__GPIO2_0; | |
d2831d1f SH |
250 | int ret; |
251 | ||
252 | ret = gpio_request(AC97_GPIO_TXFS, "SSI"); | |
253 | if (ret) | |
254 | goto err1; | |
255 | ||
256 | ret = gpio_request(AC97_GPIO_TXD, "SSI"); | |
257 | if (ret) | |
258 | goto err2; | |
259 | ||
260 | ret = gpio_request(AC97_GPIO_RESET, "SSI"); | |
261 | if (ret) | |
262 | goto err3; | |
263 | ||
96f3e256 LW |
264 | mxc_iomux_v3_setup_pad(txfs_gpio); |
265 | mxc_iomux_v3_setup_pad(txd_gpio); | |
266 | mxc_iomux_v3_setup_pad(reset_gpio); | |
d2831d1f SH |
267 | |
268 | gpio_direction_output(AC97_GPIO_TXFS, 0); | |
269 | gpio_direction_output(AC97_GPIO_TXD, 0); | |
270 | ||
271 | /* cold reset */ | |
272 | gpio_direction_output(AC97_GPIO_RESET, 0); | |
273 | udelay(10); | |
274 | gpio_direction_output(AC97_GPIO_RESET, 1); | |
275 | ||
96f3e256 LW |
276 | mxc_iomux_v3_setup_pad(txd); |
277 | mxc_iomux_v3_setup_pad(txfs); | |
d2831d1f SH |
278 | |
279 | gpio_free(AC97_GPIO_RESET); | |
280 | err3: | |
281 | gpio_free(AC97_GPIO_TXD); | |
282 | err2: | |
283 | gpio_free(AC97_GPIO_TXFS); | |
284 | err1: | |
285 | if (ret) | |
286 | printk("%s failed with %d\n", __func__, ret); | |
287 | mdelay(1); | |
288 | } | |
289 | ||
4697bb92 | 290 | static const struct imx_ssi_platform_data pcm043_ssi_pdata __initconst = { |
d2831d1f SH |
291 | .ac97_reset = pcm043_ac97_cold_reset, |
292 | .ac97_warm_reset = pcm043_ac97_warm_reset, | |
293 | .flags = IMX_SSI_USE_AC97, | |
54df5268 SH |
294 | }; |
295 | ||
e2611ba4 UKK |
296 | static const struct mxc_nand_platform_data |
297 | pcm037_nand_board_info __initconst = { | |
4f43c2ed SH |
298 | .width = 1, |
299 | .hw_ecc = 1, | |
300 | }; | |
301 | ||
4bd597b6 SH |
302 | static int pcm043_otg_init(struct platform_device *pdev) |
303 | { | |
304 | return mx35_initialize_usb_hw(pdev->id, MXC_EHCI_INTERFACE_DIFF_UNI); | |
305 | } | |
306 | ||
2d58de28 | 307 | static struct mxc_usbh_platform_data otg_pdata __initdata = { |
4bd597b6 | 308 | .init = pcm043_otg_init, |
cb2dc111 | 309 | .portsc = MXC_EHCI_MODE_UTMI, |
cb2dc111 SH |
310 | }; |
311 | ||
4bd597b6 SH |
312 | static int pcm043_usbh1_init(struct platform_device *pdev) |
313 | { | |
314 | return mx35_initialize_usb_hw(pdev->id, MXC_EHCI_INTERFACE_SINGLE_UNI | | |
315 | MXC_EHCI_INTERNAL_PHY | MXC_EHCI_IPPUE_DOWN); | |
316 | } | |
317 | ||
2d58de28 | 318 | static const struct mxc_usbh_platform_data usbh1_pdata __initconst = { |
4bd597b6 | 319 | .init = pcm043_usbh1_init, |
cb2dc111 | 320 | .portsc = MXC_EHCI_MODE_SERIAL, |
cb2dc111 SH |
321 | }; |
322 | ||
9e1dde33 | 323 | static const struct fsl_usb2_platform_data otg_device_pdata __initconst = { |
cb2dc111 SH |
324 | .operating_mode = FSL_USB2_DR_DEVICE, |
325 | .phy_mode = FSL_USB2_PHY_UTMI, | |
326 | }; | |
327 | ||
33a264dd | 328 | static bool otg_mode_host __initdata; |
cb2dc111 SH |
329 | |
330 | static int __init pcm043_otg_mode(char *options) | |
331 | { | |
332 | if (!strcmp(options, "host")) | |
33a264dd | 333 | otg_mode_host = true; |
cb2dc111 | 334 | else if (!strcmp(options, "device")) |
33a264dd | 335 | otg_mode_host = false; |
cb2dc111 SH |
336 | else |
337 | pr_info("otg_mode neither \"host\" nor \"device\". " | |
338 | "Defaulting to device\n"); | |
33a264dd | 339 | return 1; |
cb2dc111 SH |
340 | } |
341 | __setup("otg_mode=", pcm043_otg_mode); | |
342 | ||
a10aabd5 WS |
343 | static struct esdhc_platform_data sd1_pdata = { |
344 | .wp_gpio = SD1_GPIO_WP, | |
345 | .cd_gpio = SD1_GPIO_CD, | |
913413c3 SG |
346 | .wp_type = ESDHC_WP_GPIO, |
347 | .cd_type = ESDHC_CD_GPIO, | |
a10aabd5 WS |
348 | }; |
349 | ||
54df5268 SH |
350 | /* |
351 | * Board specific initialization. | |
352 | */ | |
e134fb2b | 353 | static void __init pcm043_init(void) |
54df5268 | 354 | { |
b78d8e59 SG |
355 | imx35_soc_init(); |
356 | ||
54df5268 SH |
357 | mxc_iomux_v3_setup_multiple_pads(pcm043_pads, ARRAY_SIZE(pcm043_pads)); |
358 | ||
6bd96f3c | 359 | imx35_add_fec(NULL); |
54df5268 | 360 | platform_add_devices(devices, ARRAY_SIZE(devices)); |
bec31a85 | 361 | imx35_add_imx2_wdt(); |
54df5268 | 362 | |
6eafde5f | 363 | imx35_add_imx_uart0(&uart_pdata); |
e2611ba4 | 364 | imx35_add_mxc_nand(&pcm037_nand_board_info); |
4697bb92 | 365 | imx35_add_imx_ssi(0, &pcm043_ssi_pdata); |
54df5268 | 366 | |
6eafde5f | 367 | imx35_add_imx_uart1(&uart_pdata); |
54df5268 | 368 | |
54df5268 SH |
369 | i2c_register_board_info(0, pcm043_i2c_devices, |
370 | ARRAY_SIZE(pcm043_i2c_devices)); | |
371 | ||
7cdc8fa7 | 372 | imx35_add_imx_i2c0(&pcm043_i2c0_data); |
54df5268 | 373 | |
88289c80 | 374 | imx35_add_ipu_core(); |
afa77ef3 | 375 | imx35_add_mx3_sdc_fb(&mx3fb_pdata); |
cb2dc111 | 376 | |
cb2dc111 | 377 | if (otg_mode_host) { |
48f6b099 SH |
378 | otg_pdata.otg = imx_otg_ulpi_create(ULPI_OTG_DRVVBUS | |
379 | ULPI_OTG_DRVVBUS_EXT); | |
380 | if (otg_pdata.otg) | |
381 | imx35_add_mxc_ehci_otg(&otg_pdata); | |
cb2dc111 | 382 | } |
070ed733 SH |
383 | imx35_add_mxc_ehci_hs(&usbh1_pdata); |
384 | ||
cb2dc111 | 385 | if (!otg_mode_host) |
9e1dde33 | 386 | imx35_add_fsl_usb2_udc(&otg_device_pdata); |
cb2dc111 | 387 | |
30caa4b7 | 388 | imx35_add_flexcan1(); |
a10aabd5 | 389 | imx35_add_sdhci_esdhc_imx(0, &sd1_pdata); |
54df5268 SH |
390 | } |
391 | ||
392 | static void __init pcm043_timer_init(void) | |
393 | { | |
394 | mx35_clocks_init(); | |
395 | } | |
396 | ||
54df5268 SH |
397 | MACHINE_START(PCM043, "Phytec Phycore pcm043") |
398 | /* Maintainer: Pengutronix */ | |
dc8f1907 | 399 | .atag_offset = 0x100, |
97976e22 UKK |
400 | .map_io = mx35_map_io, |
401 | .init_early = imx35_init_early, | |
402 | .init_irq = mx35_init_irq, | |
ffa2ea3f | 403 | .handle_irq = imx35_handle_irq, |
6bb27d73 | 404 | .init_time = pcm043_timer_init, |
e134fb2b | 405 | .init_machine = pcm043_init, |
65ea7884 | 406 | .restart = mxc_restart, |
54df5268 | 407 | MACHINE_END |