projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[media] include/media: split I2C headers from V4L2 core
[deliverable/linux.git] / arch / arm / mach-ixp4xx / goramo_mlr.c
CommitLineData
11c79740
KH		 1/*
2 * Goramo MultiLink router platform code
3 * Copyright (C) 2006-2009 Krzysztof Halasa <khc@pm.waw.pl>
4 */
5
6#include <linux/delay.h>
e1a4018f 7#include <linux/gpio.h>
11c79740
KH		 8#include <linux/hdlc.h>
9#include <linux/i2c-gpio.h>
10#include <linux/io.h>
11#include <linux/irq.h>
12#include <linux/kernel.h>
13#include <linux/pci.h>
14#include <linux/serial_8250.h>
15#include <asm/mach-types.h>
11c79740
KH		 16#include <asm/mach/arch.h>
17#include <asm/mach/flash.h>
18#include <asm/mach/pci.h>
3043c5c8 19#include <asm/system_info.h>
11c79740 20
11c79740
KH		 21#define SLOT_ETHA 0x0B /* IDSEL = AD21 */
22#define SLOT_ETHB 0x0C /* IDSEL = AD20 */
23#define SLOT_MPCI 0x0D /* IDSEL = AD19 */
24#define SLOT_NEC 0x0E /* IDSEL = AD18 */
25
11c79740
KH		 26/* GPIO lines */
27#define GPIO_SCL 0
28#define GPIO_SDA 1
29#define GPIO_STR 2
8d3fdf31
KH		 30#define GPIO_IRQ_NEC 3
31#define GPIO_IRQ_ETHA 4
32#define GPIO_IRQ_ETHB 5
11c79740
KH		 33#define GPIO_HSS0_DCD_N 6
34#define GPIO_HSS1_DCD_N 7
8d3fdf31
KH		 35#define GPIO_UART0_DCD 8
36#define GPIO_UART1_DCD 9
11c79740
KH		 37#define GPIO_HSS0_CTS_N 10
38#define GPIO_HSS1_CTS_N 11
8d3fdf31 39#define GPIO_IRQ_MPCI 12
11c79740
KH		 40#define GPIO_HSS1_RTS_N 13
41#define GPIO_HSS0_RTS_N 14
8d3fdf31 42/* GPIO15 is not connected */
11c79740
KH		 43
44/* Control outputs from 74HC4094 */
45#define CONTROL_HSS0_CLK_INT 0
46#define CONTROL_HSS1_CLK_INT 1
47#define CONTROL_HSS0_DTR_N 2
48#define CONTROL_HSS1_DTR_N 3
49#define CONTROL_EXT 4
50#define CONTROL_AUTO_RESET 5
51#define CONTROL_PCI_RESET_N 6
52#define CONTROL_EEPROM_WC_N 7
53
54/* offsets from start of flash ROM = 0x50000000 */
55#define CFG_ETH0_ADDRESS 0x40 /* 6 bytes */
56#define CFG_ETH1_ADDRESS 0x46 /* 6 bytes */
57#define CFG_REV 0x4C /* u32 */
58#define CFG_SDRAM_SIZE 0x50 /* u32 */
59#define CFG_SDRAM_CONF 0x54 /* u32 */
60#define CFG_SDRAM_MODE 0x58 /* u32 */
61#define CFG_SDRAM_REFRESH 0x5C /* u32 */
62
63#define CFG_HW_BITS 0x60 /* u32 */
64#define CFG_HW_USB_PORTS 0x00000007 /* 0 = no NEC chip, 1-5 = ports # */
65#define CFG_HW_HAS_PCI_SLOT 0x00000008
66#define CFG_HW_HAS_ETH0 0x00000010
67#define CFG_HW_HAS_ETH1 0x00000020
68#define CFG_HW_HAS_HSS0 0x00000040
69#define CFG_HW_HAS_HSS1 0x00000080
70#define CFG_HW_HAS_UART0 0x00000100
71#define CFG_HW_HAS_UART1 0x00000200
72#define CFG_HW_HAS_EEPROM 0x00000400
73
74#define FLASH_CMD_READ_ARRAY 0xFF
75#define FLASH_CMD_READ_ID 0x90
76#define FLASH_SER_OFF 0x102 /* 0x81 in 16-bit mode */
77
78static u32 hw_bits = 0xFFFFFFFD; /* assume all hardware present */;
79static u8 control_value;
80
81static void set_scl(u8 value)
82{
e1a4018f 83 gpio_set_value(GPIO_SCL, !!value);
11c79740
KH		 84 udelay(3);
85}
86
87static void set_sda(u8 value)
88{
e1a4018f 89 gpio_set_value(GPIO_SDA, !!value);
11c79740
KH		 90 udelay(3);
91}
92
93static void set_str(u8 value)
94{
e1a4018f 95 gpio_set_value(GPIO_STR, !!value);
11c79740
KH		 96 udelay(3);
97}
98
99static inline void set_control(int line, int value)
100{
101 if (value)
102 control_value |= (1 << line);
103 else
104 control_value &= ~(1 << line);
105}
106
107
108static void output_control(void)
109{
110 int i;
111
e1a4018f
KH		 112 gpio_direction_output(GPIO_SCL, 1);
113 gpio_direction_output(GPIO_SDA, 1);
11c79740
KH		 114
115 for (i = 0; i < 8; i++) {
116 set_scl(0);
117 set_sda(control_value & (0x80 >> i)); /* MSB first */
118 set_scl(1); /* active edge */
119 }
120
121 set_str(1);
122 set_str(0);
123
124 set_scl(0);
125 set_sda(1); /* Be ready for START */
126 set_scl(1);
127}
128
129
130static void (*set_carrier_cb_tab[2])(void *pdev, int carrier);
131
132static int hss_set_clock(int port, unsigned int clock_type)
133{
134 int ctrl_int = port ? CONTROL_HSS1_CLK_INT : CONTROL_HSS0_CLK_INT;
135
136 switch (clock_type) {
137 case CLOCK_DEFAULT:
138 case CLOCK_EXT:
139 set_control(ctrl_int, 0);
140 output_control();
141 return CLOCK_EXT;
142
143 case CLOCK_INT:
144 set_control(ctrl_int, 1);
145 output_control();
146 return CLOCK_INT;
147
148 default:
149 return -EINVAL;
150 }
151}
152
153static irqreturn_t hss_dcd_irq(int irq, void *pdev)
154{
e1a4018f
KH		 155 int port = (irq == IXP4XX_GPIO_IRQ(GPIO_HSS1_DCD_N));
156 int i = gpio_get_value(port ? GPIO_HSS1_DCD_N : GPIO_HSS0_DCD_N);
11c79740
KH		 157 set_carrier_cb_tab[port](pdev, !i);
158 return IRQ_HANDLED;
159}
160
161
162static int hss_open(int port, void *pdev,
163 void (*set_carrier_cb)(void *pdev, int carrier))
164{
165 int i, irq;
166
167 if (!port)
8d3fdf31 168 irq = IXP4XX_GPIO_IRQ(GPIO_HSS0_DCD_N);
11c79740 169 else
8d3fdf31 170 irq = IXP4XX_GPIO_IRQ(GPIO_HSS1_DCD_N);
11c79740 171
e1a4018f 172 i = gpio_get_value(port ? GPIO_HSS1_DCD_N : GPIO_HSS0_DCD_N);
11c79740
KH		 173 set_carrier_cb(pdev, !i);
174
175 set_carrier_cb_tab[!!port] = set_carrier_cb;
176
177 if ((i = request_irq(irq, hss_dcd_irq, 0, "IXP4xx HSS", pdev)) != 0) {
178 printk(KERN_ERR "ixp4xx_hss: failed to request IRQ%i (%i)\n",
179 irq, i);
180 return i;
181 }
182
183 set_control(port ? CONTROL_HSS1_DTR_N : CONTROL_HSS0_DTR_N, 0);
184 output_control();
e1a4018f 185 gpio_set_value(port ? GPIO_HSS1_RTS_N : GPIO_HSS0_RTS_N, 0);
11c79740
KH		 186 return 0;
187}
188
189static void hss_close(int port, void *pdev)
190{
8d3fdf31
KH		 191 free_irq(port ? IXP4XX_GPIO_IRQ(GPIO_HSS1_DCD_N) :
192 IXP4XX_GPIO_IRQ(GPIO_HSS0_DCD_N), pdev);
11c79740
KH		 193 set_carrier_cb_tab[!!port] = NULL; /* catch bugs */
194
195 set_control(port ? CONTROL_HSS1_DTR_N : CONTROL_HSS0_DTR_N, 1);
196 output_control();
e1a4018f 197 gpio_set_value(port ? GPIO_HSS1_RTS_N : GPIO_HSS0_RTS_N, 1);
11c79740
KH		 198}
199
200
201/* Flash memory */
202static struct flash_platform_data flash_data = {
203 .map_name = "cfi_probe",
204 .width = 2,
205};
206
207static struct resource flash_resource = {
208 .flags = IORESOURCE_MEM,
209};
210
211static struct platform_device device_flash = {
212 .name = "IXP4XX-Flash",
213 .id = 0,
214 .dev = { .platform_data = &flash_data },
215 .num_resources = 1,
216 .resource = &flash_resource,
217};
218
219
220/* I^2C interface */
221static struct i2c_gpio_platform_data i2c_data = {
222 .sda_pin = GPIO_SDA,
223 .scl_pin = GPIO_SCL,
224};
225
226static struct platform_device device_i2c = {
227 .name = "i2c-gpio",
228 .id = 0,
229 .dev = { .platform_data = &i2c_data },
230};
231
232
233/* IXP425 2 UART ports */
234static struct resource uart_resources[] = {
235 {
236 .start = IXP4XX_UART1_BASE_PHYS,
237 .end = IXP4XX_UART1_BASE_PHYS + 0x0fff,
238 .flags = IORESOURCE_MEM,
239 },
240 {
241 .start = IXP4XX_UART2_BASE_PHYS,
242 .end = IXP4XX_UART2_BASE_PHYS + 0x0fff,
243 .flags = IORESOURCE_MEM,
244 }
245};
246
247static struct plat_serial8250_port uart_data[] = {
248 {
249 .mapbase = IXP4XX_UART1_BASE_PHYS,
250 .membase = (char __iomem *)IXP4XX_UART1_BASE_VIRT +
251 REG_OFFSET,
252 .irq = IRQ_IXP4XX_UART1,
253 .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST,
254 .iotype = UPIO_MEM,
255 .regshift = 2,
256 .uartclk = IXP4XX_UART_XTAL,
257 },
258 {
259 .mapbase = IXP4XX_UART2_BASE_PHYS,
260 .membase = (char __iomem *)IXP4XX_UART2_BASE_VIRT +
261 REG_OFFSET,
262 .irq = IRQ_IXP4XX_UART2,
263 .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST,
264 .iotype = UPIO_MEM,
265 .regshift = 2,
266 .uartclk = IXP4XX_UART_XTAL,
267 },
268 { },
269};
270
271static struct platform_device device_uarts = {
272 .name = "serial8250",
273 .id = PLAT8250_DEV_PLATFORM,
274 .dev.platform_data = uart_data,
275 .num_resources = 2,
276 .resource = uart_resources,
277};
278
279
280/* Built-in 10/100 Ethernet MAC interfaces */
281static struct eth_plat_info eth_plat[] = {
282 {
283 .phy = 0,
284 .rxq = 3,
285 .txreadyq = 32,
286 }, {
287 .phy = 1,
288 .rxq = 4,
289 .txreadyq = 33,
290 }
291};
292
293static struct platform_device device_eth_tab[] = {
294 {
295 .name = "ixp4xx_eth",
296 .id = IXP4XX_ETH_NPEB,
297 .dev.platform_data = eth_plat,
298 }, {
299 .name = "ixp4xx_eth",
300 .id = IXP4XX_ETH_NPEC,
301 .dev.platform_data = eth_plat + 1,
302 }
303};
304
305
306/* IXP425 2 synchronous serial ports */
307static struct hss_plat_info hss_plat[] = {
308 {
309 .set_clock = hss_set_clock,
310 .open = hss_open,
311 .close = hss_close,
312 .txreadyq = 34,
313 }, {
314 .set_clock = hss_set_clock,
315 .open = hss_open,
316 .close = hss_close,
317 .txreadyq = 35,
318 }
319};
320
321static struct platform_device device_hss_tab[] = {
322 {
323 .name = "ixp4xx_hss",
324 .id = 0,
325 .dev.platform_data = hss_plat,
326 }, {
327 .name = "ixp4xx_hss",
328 .id = 1,
329 .dev.platform_data = hss_plat + 1,
330 }
331};
332
333
87ba5c6a 334static struct platform_device *device_tab[7] __initdata = {
11c79740
KH		 335 &device_flash, /* index 0 */
336};
337
338static inline u8 __init flash_readb(u8 __iomem *flash, u32 addr)
339{
340#ifdef __ARMEB__
341 return __raw_readb(flash + addr);
342#else
343 return __raw_readb(flash + (addr ^ 3));
344#endif
345}
346
347static inline u16 __init flash_readw(u8 __iomem *flash, u32 addr)
348{
349#ifdef __ARMEB__
350 return __raw_readw(flash + addr);
351#else
352 return __raw_readw(flash + (addr ^ 2));
353#endif
354}
355
356static void __init gmlr_init(void)
357{
358 u8 __iomem *flash;
359 int i, devices = 1; /* flash */
360
361 ixp4xx_sys_init();
362
363 if ((flash = ioremap(IXP4XX_EXP_BUS_BASE_PHYS, 0x80)) == NULL)
364 printk(KERN_ERR "goramo-mlr: unable to access system"
365 " configuration data\n");
366 else {
367 system_rev = __raw_readl(flash + CFG_REV);
368 hw_bits = __raw_readl(flash + CFG_HW_BITS);
369
370 for (i = 0; i < ETH_ALEN; i++) {
371 eth_plat[0].hwaddr[i] =
372 flash_readb(flash, CFG_ETH0_ADDRESS + i);
373 eth_plat[1].hwaddr[i] =
374 flash_readb(flash, CFG_ETH1_ADDRESS + i);
375 }
376
377 __raw_writew(FLASH_CMD_READ_ID, flash);
378 system_serial_high = flash_readw(flash, FLASH_SER_OFF);
379 system_serial_high <<= 16;
380 system_serial_high |= flash_readw(flash, FLASH_SER_OFF + 2);
381 system_serial_low = flash_readw(flash, FLASH_SER_OFF + 4);
382 system_serial_low <<= 16;
383 system_serial_low |= flash_readw(flash, FLASH_SER_OFF + 6);
384 __raw_writew(FLASH_CMD_READ_ARRAY, flash);
385
386 iounmap(flash);
387 }
388
389 switch (hw_bits & (CFG_HW_HAS_UART0 | CFG_HW_HAS_UART1)) {
390 case CFG_HW_HAS_UART0:
391 memset(&uart_data[1], 0, sizeof(uart_data[1]));
392 device_uarts.num_resources = 1;
393 break;
394
395 case CFG_HW_HAS_UART1:
396 device_uarts.dev.platform_data = &uart_data[1];
397 device_uarts.resource = &uart_resources[1];
398 device_uarts.num_resources = 1;
399 break;
400 }
401 if (hw_bits & (CFG_HW_HAS_UART0 | CFG_HW_HAS_UART1))
402 device_tab[devices++] = &device_uarts; /* max index 1 */
403
404 if (hw_bits & CFG_HW_HAS_ETH0)
405 device_tab[devices++] = &device_eth_tab[0]; /* max index 2 */
406 if (hw_bits & CFG_HW_HAS_ETH1)
407 device_tab[devices++] = &device_eth_tab[1]; /* max index 3 */
408
409 if (hw_bits & CFG_HW_HAS_HSS0)
410 device_tab[devices++] = &device_hss_tab[0]; /* max index 4 */
411 if (hw_bits & CFG_HW_HAS_HSS1)
412 device_tab[devices++] = &device_hss_tab[1]; /* max index 5 */
413
414 if (hw_bits & CFG_HW_HAS_EEPROM)
415 device_tab[devices++] = &device_i2c; /* max index 6 */
416
e1a4018f
KH		 417 gpio_request(GPIO_SCL, "SCL/clock");
418 gpio_request(GPIO_SDA, "SDA/data");
419 gpio_request(GPIO_STR, "strobe");
420 gpio_request(GPIO_HSS0_RTS_N, "HSS0 RTS");
421 gpio_request(GPIO_HSS1_RTS_N, "HSS1 RTS");
422 gpio_request(GPIO_HSS0_DCD_N, "HSS0 DCD");
423 gpio_request(GPIO_HSS1_DCD_N, "HSS1 DCD");
424
425 gpio_direction_output(GPIO_SCL, 1);
426 gpio_direction_output(GPIO_SDA, 1);
427 gpio_direction_output(GPIO_STR, 0);
428 gpio_direction_output(GPIO_HSS0_RTS_N, 1);
429 gpio_direction_output(GPIO_HSS1_RTS_N, 1);
430 gpio_direction_input(GPIO_HSS0_DCD_N);
431 gpio_direction_input(GPIO_HSS1_DCD_N);
6845664a
TG		 432 irq_set_irq_type(IXP4XX_GPIO_IRQ(GPIO_HSS0_DCD_N), IRQ_TYPE_EDGE_BOTH);
433 irq_set_irq_type(IXP4XX_GPIO_IRQ(GPIO_HSS1_DCD_N), IRQ_TYPE_EDGE_BOTH);
11c79740
KH		 434
435 set_control(CONTROL_HSS0_DTR_N, 1);
436 set_control(CONTROL_HSS1_DTR_N, 1);
437 set_control(CONTROL_EEPROM_WC_N, 1);
438 set_control(CONTROL_PCI_RESET_N, 1);
439 output_control();
440
441 msleep(1); /* Wait for PCI devices to initialize */
442
443 flash_resource.start = IXP4XX_EXP_BUS_BASE(0);
444 flash_resource.end = IXP4XX_EXP_BUS_BASE(0) + ixp4xx_exp_bus_size - 1;
445
446 platform_add_devices(device_tab, devices);
447}
448
449
450#ifdef CONFIG_PCI
451static void __init gmlr_pci_preinit(void)
452{
6845664a
TG		 453 irq_set_irq_type(IXP4XX_GPIO_IRQ(GPIO_IRQ_ETHA), IRQ_TYPE_LEVEL_LOW);
454 irq_set_irq_type(IXP4XX_GPIO_IRQ(GPIO_IRQ_ETHB), IRQ_TYPE_LEVEL_LOW);
455 irq_set_irq_type(IXP4XX_GPIO_IRQ(GPIO_IRQ_NEC), IRQ_TYPE_LEVEL_LOW);
456 irq_set_irq_type(IXP4XX_GPIO_IRQ(GPIO_IRQ_MPCI), IRQ_TYPE_LEVEL_LOW);
11c79740
KH		 457 ixp4xx_pci_preinit();
458}
459
460static void __init gmlr_pci_postinit(void)
461{
462 if ((hw_bits & CFG_HW_USB_PORTS) >= 2 &&
463 (hw_bits & CFG_HW_USB_PORTS) < 5) {
464 /* need to adjust number of USB ports on NEC chip */
465 u32 value, addr = BIT(32 - SLOT_NEC) | 0xE0;
466 if (!ixp4xx_pci_read(addr, NP_CMD_CONFIGREAD, &value)) {
467 value &= ~7;
468 value |= (hw_bits & CFG_HW_USB_PORTS);
469 ixp4xx_pci_write(addr, NP_CMD_CONFIGWRITE, value);
470 }
471 }
472}
473
d5341942 474static int __init gmlr_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
11c79740
KH		 475{
476 switch(slot) {
8d3fdf31
KH		 477 case SLOT_ETHA: return IXP4XX_GPIO_IRQ(GPIO_IRQ_ETHA);
478 case SLOT_ETHB: return IXP4XX_GPIO_IRQ(GPIO_IRQ_ETHB);
479 case SLOT_NEC: return IXP4XX_GPIO_IRQ(GPIO_IRQ_NEC);
480 default: return IXP4XX_GPIO_IRQ(GPIO_IRQ_MPCI);
11c79740
KH		 481 }
482}
483
484static struct hw_pci gmlr_hw_pci __initdata = {
485 .nr_controllers = 1,
c23bfc38 486 .ops = &ixp4xx_ops,
11c79740
KH		 487 .preinit = gmlr_pci_preinit,
488 .postinit = gmlr_pci_postinit,
11c79740 489 .setup = ixp4xx_setup,
11c79740
KH		 490 .map_irq = gmlr_map_irq,
491};
492
493static int __init gmlr_pci_init(void)
494{
495 if (machine_is_goramo_mlr() &&
496 (hw_bits & (CFG_HW_USB_PORTS | CFG_HW_HAS_PCI_SLOT)))
497 pci_common_init(&gmlr_hw_pci);
498 return 0;
499}
500
501subsys_initcall(gmlr_pci_init);
502#endif /* CONFIG_PCI */
503
504
505MACHINE_START(GORAMO_MLR, "MultiLink")
506 /* Maintainer: Krzysztof Halasa */
11c79740 507 .map_io = ixp4xx_map_io,
f449588c 508 .init_early = ixp4xx_init_early,
11c79740 509 .init_irq = ixp4xx_init_irq,
6bb27d73 510 .init_time = ixp4xx_timer_init,
e022c729 511 .atag_offset = 0x100,
11c79740 512 .init_machine = gmlr_init,
7553ee77
NP		 513#if defined(CONFIG_PCI)
514 .dma_zone_size = SZ_64M,
515#endif
d1b860fb 516 .restart = ixp4xx_restart,
11c79740 517MACHINE_END
Linux kernel - Deliverables
This page took 0.324214 seconds and 5 git commands to generate.