[deliverable/linux.git] / arch / arm / mach-msm / platsmp.c

/*
 *  Copyright (C) 2002 ARM Ltd.
 *  All Rights Reserved
 *  Copyright (c) 2010, Code Aurora Forum. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/init.h>
#include <linux/errno.h>
#include <linux/delay.h>
#include <linux/device.h>
#include <linux/jiffies.h>
#include <linux/smp.h>
#include <linux/io.h>

#include <asm/hardware/gic.h>
#include <asm/cacheflush.h>
#include <asm/cputype.h>
#include <asm/mach-types.h>

#include <mach/msm_iomap.h>

#include "scm-boot.h"

#define VDD_SC1_ARRAY_CLAMP_GFS_CTL 0x15A0
#define SCSS_CPU1CORE_RESET 0xD80
#define SCSS_DBG_STATUS_CORE_PWRDUP 0xE64

/* Mask for edge trigger PPIs except AVS_SVICINT and AVS_SVICINTSWDONE */
#define GIC_PPI_EDGE_MASK 0xFFFFD7FF

extern void msm_secondary_startup(void);
/*
 * control for which core is the next to come out of the secondary
 * boot "holding pen".
 */
volatile int pen_release = -1;

static DEFINE_SPINLOCK(boot_lock);

static inline int get_core_count(void)
{
	/* 1 + the PART[1:0] field of MIDR */
	return ((read_cpuid_id() >> 4) & 3) + 1;
}

void __cpuinit platform_secondary_init(unsigned int cpu)
{
	/* Configure edge-triggered PPIs */
	writel(GIC_PPI_EDGE_MASK, MSM_QGIC_DIST_BASE + GIC_DIST_CONFIG + 4);

	/*
	 * if any interrupts are already enabled for the primary
	 * core (e.g. timer irq), then they will not have been enabled
	 * for us: do so
	 */
	gic_secondary_init(0);

	/*
	 * let the primary processor know we're out of the
	 * pen, then head off into the C entry point
	 */
	pen_release = -1;
	smp_wmb();

	/*
	 * Synchronise with the boot thread.
	 */
	spin_lock(&boot_lock);
	spin_unlock(&boot_lock);
}

static __cpuinit void prepare_cold_cpu(unsigned int cpu)
{
	int ret;
	ret = scm_set_boot_addr(virt_to_phys(msm_secondary_startup),
				SCM_FLAG_COLDBOOT_CPU1);
	if (ret == 0) {
		void __iomem *sc1_base_ptr;
		sc1_base_ptr = ioremap_nocache(0x00902000, SZ_4K*2);
		if (sc1_base_ptr) {
			writel(0, sc1_base_ptr + VDD_SC1_ARRAY_CLAMP_GFS_CTL);
			writel(0, sc1_base_ptr + SCSS_CPU1CORE_RESET);
			writel(3, sc1_base_ptr + SCSS_DBG_STATUS_CORE_PWRDUP);
			iounmap(sc1_base_ptr);
		}
	} else
		printk(KERN_DEBUG "Failed to set secondary core boot "
				  "address\n");
}

int __cpuinit boot_secondary(unsigned int cpu, struct task_struct *idle)
{
	unsigned long timeout;
	static int cold_boot_done;

	/* Only need to bring cpu out of reset this way once */
	if (cold_boot_done == false) {
		prepare_cold_cpu(cpu);
		cold_boot_done = true;
	}

	/*
	 * set synchronisation state between this boot processor
	 * and the secondary one
	 */
	spin_lock(&boot_lock);

	/*
	 * The secondary processor is waiting to be released from
	 * the holding pen - release it, then wait for it to flag
	 * that it has been released by resetting pen_release.
	 *
	 * Note that "pen_release" is the hardware CPU ID, whereas
	 * "cpu" is Linux's internal ID.
	 */
	pen_release = cpu_logical_map(cpu);
	__cpuc_flush_dcache_area((void *)&pen_release, sizeof(pen_release));
	outer_clean_range(__pa(&pen_release), __pa(&pen_release + 1));

	/*
	 * Send the secondary CPU a soft interrupt, thereby causing
	 * the boot monitor to read the system wide flags register,
	 * and branch to the address found there.
	 */
	gic_raise_softirq(cpumask_of(cpu), 1);

	timeout = jiffies + (1 * HZ);
	while (time_before(jiffies, timeout)) {
		smp_rmb();
		if (pen_release == -1)
			break;

		udelay(10);
	}

	/*
	 * now the secondary core is starting up let it run its
	 * calibrations, then wait for it to finish
	 */
	spin_unlock(&boot_lock);

	return pen_release != -1 ? -ENOSYS : 0;
}

/*
 * Initialise the CPU possible map early - this describes the CPUs
 * which may be present or become present in the system. The msm8x60
 * does not support the ARM SCU, so just set the possible cpu mask to
 * NR_CPUS.
 */
void __init smp_init_cpus(void)
{
	unsigned int i, ncores = get_core_count();

	if (ncores > nr_cpu_ids) {
		pr_warn("SMP: %u cores greater than maximum (%u), clipping\n",
			ncores, nr_cpu_ids);
		ncores = nr_cpu_ids;
	}

	for (i = 0; i < ncores; i++)
		set_cpu_possible(i, true);

        set_smp_cross_call(gic_raise_softirq);
}

void __init platform_smp_prepare_cpus(unsigned int max_cpus)
{
}
Commit	Line	Data
e14411da JO	1	/*
	2	* Copyright (C) 2002 ARM Ltd.
	3	* All Rights Reserved
	4	* Copyright (c) 2010, Code Aurora Forum. All rights reserved.
	5	*
	6	* This program is free software; you can redistribute it and/or modify
	7	* it under the terms of the GNU General Public License version 2 as
	8	* published by the Free Software Foundation.
	9	*/
	10
	11	#include <linux/init.h>
	12	#include <linux/errno.h>
	13	#include <linux/delay.h>
	14	#include <linux/device.h>
	15	#include <linux/jiffies.h>
	16	#include <linux/smp.h>
	17	#include <linux/io.h>
	18
	19	#include <asm/hardware/gic.h>
	20	#include <asm/cacheflush.h>
41ff445c	21	#include <asm/cputype.h>
e14411da JO	22	#include <asm/mach-types.h>
	23
	24	#include <mach/msm_iomap.h>
	25
	26	#include "scm-boot.h"
	27
	28	#define VDD_SC1_ARRAY_CLAMP_GFS_CTL 0x15A0
	29	#define SCSS_CPU1CORE_RESET 0xD80
	30	#define SCSS_DBG_STATUS_CORE_PWRDUP 0xE64
	31
	32	/* Mask for edge trigger PPIs except AVS_SVICINT and AVS_SVICINTSWDONE */
	33	#define GIC_PPI_EDGE_MASK 0xFFFFD7FF
	34
	35	extern void msm_secondary_startup(void);
	36	/*
	37	* control for which core is the next to come out of the secondary
	38	* boot "holding pen".
	39	*/
	40	volatile int pen_release = -1;
	41
	42	static DEFINE_SPINLOCK(boot_lock);
	43
41ff445c JO	44	static inline int get_core_count(void)
	45	{
	46	/* 1 + the PART[1:0] field of MIDR */
	47	return ((read_cpuid_id() >> 4) & 3) + 1;
	48	}
	49
e14411da JO	50	void __cpuinit platform_secondary_init(unsigned int cpu)
	51	{
	52	/* Configure edge-triggered PPIs */
	53	writel(GIC_PPI_EDGE_MASK, MSM_QGIC_DIST_BASE + GIC_DIST_CONFIG + 4);
	54
	55	/*
	56	* if any interrupts are already enabled for the primary
	57	* core (e.g. timer irq), then they will not have been enabled
	58	* for us: do so
	59	*/
	60	gic_secondary_init(0);
	61
	62	/*
	63	* let the primary processor know we're out of the
	64	* pen, then head off into the C entry point
	65	*/
	66	pen_release = -1;
	67	smp_wmb();
	68
	69	/*
	70	* Synchronise with the boot thread.
	71	*/
	72	spin_lock(&boot_lock);
	73	spin_unlock(&boot_lock);
	74	}
	75
	76	static __cpuinit void prepare_cold_cpu(unsigned int cpu)
	77	{
	78	int ret;
	79	ret = scm_set_boot_addr(virt_to_phys(msm_secondary_startup),
	80	SCM_FLAG_COLDBOOT_CPU1);
	81	if (ret == 0) {
2b222a29	82	void __iomem *sc1_base_ptr;
e14411da JO	83	sc1_base_ptr = ioremap_nocache(0x00902000, SZ_4K*2);
	84	if (sc1_base_ptr) {
	85	writel(0, sc1_base_ptr + VDD_SC1_ARRAY_CLAMP_GFS_CTL);
	86	writel(0, sc1_base_ptr + SCSS_CPU1CORE_RESET);
	87	writel(3, sc1_base_ptr + SCSS_DBG_STATUS_CORE_PWRDUP);
	88	iounmap(sc1_base_ptr);
	89	}
	90	} else
	91	printk(KERN_DEBUG "Failed to set secondary core boot "
	92	"address\n");
	93	}
	94
	95	int __cpuinit boot_secondary(unsigned int cpu, struct task_struct *idle)
	96	{
	97	unsigned long timeout;
	98	static int cold_boot_done;
	99
	100	/* Only need to bring cpu out of reset this way once */
	101	if (cold_boot_done == false) {
	102	prepare_cold_cpu(cpu);
	103	cold_boot_done = true;
	104	}
	105
	106	/*
	107	* set synchronisation state between this boot processor
	108	* and the secondary one
	109	*/
	110	spin_lock(&boot_lock);
	111
	112	/*
	113	* The secondary processor is waiting to be released from
	114	* the holding pen - release it, then wait for it to flag
	115	* that it has been released by resetting pen_release.
	116	*
	117	* Note that "pen_release" is the hardware CPU ID, whereas
	118	* "cpu" is Linux's internal ID.
	119	*/
1d3cfb34	120	pen_release = cpu_logical_map(cpu);
e14411da JO	121	__cpuc_flush_dcache_area((void *)&pen_release, sizeof(pen_release));
	122	outer_clean_range(__pa(&pen_release), __pa(&pen_release + 1));
	123
	124	/*
	125	* Send the secondary CPU a soft interrupt, thereby causing
	126	* the boot monitor to read the system wide flags register,
	127	* and branch to the address found there.
	128	*/
0f7b332f	129	gic_raise_softirq(cpumask_of(cpu), 1);
e14411da JO	130
	131	timeout = jiffies + (1 * HZ);
	132	while (time_before(jiffies, timeout)) {
	133	smp_rmb();
	134	if (pen_release == -1)
	135	break;
	136
	137	udelay(10);
	138	}
	139
	140	/*
	141	* now the secondary core is starting up let it run its
	142	* calibrations, then wait for it to finish
	143	*/
	144	spin_unlock(&boot_lock);
	145
	146	return pen_release != -1 ? -ENOSYS : 0;
	147	}
	148
	149	/*
	150	* Initialise the CPU possible map early - this describes the CPUs
	151	* which may be present or become present in the system. The msm8x60
	152	* does not support the ARM SCU, so just set the possible cpu mask to
	153	* NR_CPUS.
	154	*/
	155	void __init smp_init_cpus(void)
	156	{
41ff445c	157	unsigned int i, ncores = get_core_count();
e14411da	158
a06f916b RK	159	if (ncores > nr_cpu_ids) {
	160	pr_warn("SMP: %u cores greater than maximum (%u), clipping\n",
	161	ncores, nr_cpu_ids);
	162	ncores = nr_cpu_ids;
	163	}
	164
41ff445c	165	for (i = 0; i < ncores; i++)
e14411da	166	set_cpu_possible(i, true);
0f7b332f RK	167
0f7b332f RK	168	set_smp_cross_call(gic_raise_softirq);
e14411da JO	169	}
	170
	171	void __init platform_smp_prepare_cpus(unsigned int max_cpus)
	172	{
e14411da	173	}