pcm037: setup all pins at once and not in init functions
[deliverable/linux.git] / arch / arm / mach-mx3 / pcm037.c
CommitLineData
ce8ffef0
SH
1/*
2 * Copyright (C) 2008 Sascha Hauer, Pengutronix
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
17 */
18
19#include <linux/types.h>
20#include <linux/init.h>
21
22#include <linux/platform_device.h>
23#include <linux/mtd/physmap.h>
3dad21a9 24#include <linux/mtd/plat-ram.h>
ce8ffef0 25#include <linux/memory.h>
ba54b958 26#include <linux/gpio.h>
4353318e 27#include <linux/smsc911x.h>
ba54b958 28#include <linux/interrupt.h>
79206750
SH
29#include <linux/i2c.h>
30#include <linux/i2c/at24.h>
ce8ffef0 31
a09e64fb 32#include <mach/hardware.h>
ce8ffef0
SH
33#include <asm/mach-types.h>
34#include <asm/mach/arch.h>
35#include <asm/mach/time.h>
36#include <asm/mach/map.h>
a09e64fb
RK
37#include <mach/common.h>
38#include <mach/imx-uart.h>
39#include <mach/iomux-mx3.h>
40#include <mach/board-pcm037.h>
3287abbd 41#include <mach/mxc_nand.h>
f2cb641f 42#include <mach/mmc.h>
79206750
SH
43#ifdef CONFIG_I2C_IMX
44#include <mach/i2c.h>
45#endif
ce8ffef0 46
5cf09421
SH
47#include "devices.h"
48
01ac7d58
SH
49static unsigned int pcm037_pins[] = {
50 /* I2C */
51 MX31_PIN_CSPI2_MOSI__SCL,
52 MX31_PIN_CSPI2_MISO__SDA,
53 /* SDHC1 */
54 MX31_PIN_SD1_DATA3__SD1_DATA3,
55 MX31_PIN_SD1_DATA2__SD1_DATA2,
56 MX31_PIN_SD1_DATA1__SD1_DATA1,
57 MX31_PIN_SD1_DATA0__SD1_DATA0,
58 MX31_PIN_SD1_CLK__SD1_CLK,
59 MX31_PIN_SD1_CMD__SD1_CMD,
60 IOMUX_MODE(MX31_PIN_SCK6, IOMUX_CONFIG_GPIO), /* card detect */
61 IOMUX_MODE(MX31_PIN_SFS6, IOMUX_CONFIG_GPIO), /* write protect */
62 /* SPI1 */
63 MX31_PIN_CSPI1_MOSI__MOSI,
64 MX31_PIN_CSPI1_MISO__MISO,
65 MX31_PIN_CSPI1_SCLK__SCLK,
66 MX31_PIN_CSPI1_SPI_RDY__SPI_RDY,
67 MX31_PIN_CSPI1_SS0__SS0,
68 MX31_PIN_CSPI1_SS1__SS1,
69 MX31_PIN_CSPI1_SS2__SS2,
70 /* UART1 */
71 MX31_PIN_CTS1__CTS1,
72 MX31_PIN_RTS1__RTS1,
73 MX31_PIN_TXD1__TXD1,
74 MX31_PIN_RXD1__RXD1,
75 /* UART2 */
76 MX31_PIN_TXD2__TXD2,
77 MX31_PIN_RXD2__RXD2,
78 MX31_PIN_CTS2__CTS2,
79 MX31_PIN_RTS2__RTS2,
80 /* UART3 */
81 MX31_PIN_CSPI3_MOSI__RXD3,
82 MX31_PIN_CSPI3_MISO__TXD3,
83 MX31_PIN_CSPI3_SCLK__RTS3,
84 MX31_PIN_CSPI3_SPI_RDY__CTS3,
85 /* LAN9217 irq pin */
86 IOMUX_MODE(MX31_PIN_GPIO3_1, IOMUX_CONFIG_GPIO),
87 /* Onewire */
88 MX31_PIN_BATT_LINE__OWIRE,
89 /* Framebuffer */
90 MX31_PIN_LD0__LD0,
91 MX31_PIN_LD1__LD1,
92 MX31_PIN_LD2__LD2,
93 MX31_PIN_LD3__LD3,
94 MX31_PIN_LD4__LD4,
95 MX31_PIN_LD5__LD5,
96 MX31_PIN_LD6__LD6,
97 MX31_PIN_LD7__LD7,
98 MX31_PIN_LD8__LD8,
99 MX31_PIN_LD9__LD9,
100 MX31_PIN_LD10__LD10,
101 MX31_PIN_LD11__LD11,
102 MX31_PIN_LD12__LD12,
103 MX31_PIN_LD13__LD13,
104 MX31_PIN_LD14__LD14,
105 MX31_PIN_LD15__LD15,
106 MX31_PIN_LD16__LD16,
107 MX31_PIN_LD17__LD17,
108 MX31_PIN_VSYNC3__VSYNC3,
109 MX31_PIN_HSYNC__HSYNC,
110 MX31_PIN_FPSHIFT__FPSHIFT,
111 MX31_PIN_DRDY0__DRDY0,
112 MX31_PIN_D3_REV__D3_REV,
113 MX31_PIN_CONTRAST__CONTRAST,
114 MX31_PIN_D3_SPL__D3_SPL,
115 MX31_PIN_D3_CLS__D3_CLS,
116 MX31_PIN_LCS0__GPI03_23,
117};
118
ce8ffef0
SH
119static struct physmap_flash_data pcm037_flash_data = {
120 .width = 2,
121};
122
123static struct resource pcm037_flash_resource = {
124 .start = 0xa0000000,
125 .end = 0xa1ffffff,
126 .flags = IORESOURCE_MEM,
127};
128
129static struct platform_device pcm037_flash = {
130 .name = "physmap-flash",
131 .id = 0,
132 .dev = {
133 .platform_data = &pcm037_flash_data,
134 },
135 .resource = &pcm037_flash_resource,
136 .num_resources = 1,
137};
138
139static struct imxuart_platform_data uart_pdata = {
a9b06233 140 .flags = IMXUART_HAVE_RTSCTS,
ce8ffef0
SH
141};
142
4353318e 143static struct resource smsc911x_resources[] = {
ba54b958
GL
144 [0] = {
145 .start = CS1_BASE_ADDR + 0x300,
146 .end = CS1_BASE_ADDR + 0x300 + SZ_64K - 1,
147 .flags = IORESOURCE_MEM,
148 },
149 [1] = {
150 .start = IOMUX_TO_IRQ(MX31_PIN_GPIO3_1),
151 .end = IOMUX_TO_IRQ(MX31_PIN_GPIO3_1),
4353318e 152 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
ba54b958
GL
153 },
154};
155
4353318e
SG
156static struct smsc911x_platform_config smsc911x_info = {
157 .flags = SMSC911X_USE_32BIT | SMSC911X_FORCE_INTERNAL_PHY |
158 SMSC911X_SAVE_MAC_ADDRESS,
159 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
160 .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
161 .phy_interface = PHY_INTERFACE_MODE_MII,
ba54b958
GL
162};
163
164static struct platform_device pcm037_eth = {
4353318e 165 .name = "smsc911x",
ba54b958 166 .id = -1,
4353318e
SG
167 .num_resources = ARRAY_SIZE(smsc911x_resources),
168 .resource = smsc911x_resources,
ba54b958 169 .dev = {
4353318e 170 .platform_data = &smsc911x_info,
ba54b958
GL
171 },
172};
173
3dad21a9
SH
174static struct platdata_mtd_ram pcm038_sram_data = {
175 .bankwidth = 2,
176};
177
178static struct resource pcm038_sram_resource = {
179 .start = CS4_BASE_ADDR,
180 .end = CS4_BASE_ADDR + 512 * 1024 - 1,
181 .flags = IORESOURCE_MEM,
182};
183
184static struct platform_device pcm037_sram_device = {
185 .name = "mtd-ram",
186 .id = 0,
187 .dev = {
188 .platform_data = &pcm038_sram_data,
189 },
190 .num_resources = 1,
191 .resource = &pcm038_sram_resource,
192};
193
3287abbd
SH
194static struct mxc_nand_platform_data pcm037_nand_board_info = {
195 .width = 1,
196 .hw_ecc = 1,
197};
198
79206750 199#ifdef CONFIG_I2C_IMX
79206750
SH
200static struct imxi2c_platform_data pcm037_i2c_1_data = {
201 .bitrate = 100000,
79206750
SH
202};
203
204static struct at24_platform_data board_eeprom = {
205 .byte_len = 4096,
206 .page_size = 32,
207 .flags = AT24_FLAG_ADDR16,
208};
209
210static struct i2c_board_info pcm037_i2c_devices[] = {
211 {
212 I2C_BOARD_INFO("at24", 0x52), /* E0=0, E1=1, E2=0 */
213 .platform_data = &board_eeprom,
214 }, {
215 I2C_BOARD_INFO("rtc-pcf8563", 0x51),
216 .type = "pcf8563",
217 }
218};
219#endif
220
f2cb641f
SH
221static int pcm970_sdhc1_init(struct device *dev, irq_handler_t h, void *data)
222{
01ac7d58 223 return 0;
f2cb641f
SH
224}
225
226static void pcm970_sdhc1_exit(struct device *dev, void *data)
227{
f2cb641f
SH
228}
229
230/* No card and rw detection at the moment */
231static struct imxmmc_platform_data sdhc_pdata = {
232 .init = pcm970_sdhc1_init,
233 .exit = pcm970_sdhc1_exit,
234};
235
ce8ffef0
SH
236static struct platform_device *devices[] __initdata = {
237 &pcm037_flash,
ba54b958 238 &pcm037_eth,
3dad21a9 239 &pcm037_sram_device,
ce8ffef0
SH
240};
241
242/*
243 * Board specific initialization.
244 */
245static void __init mxc_board_init(void)
246{
01ac7d58
SH
247 mxc_iomux_setup_multiple_pins(pcm037_pins, ARRAY_SIZE(pcm037_pins),
248 "pcm037");
249
ce8ffef0
SH
250 platform_add_devices(devices, ARRAY_SIZE(devices));
251
5cf09421 252 mxc_register_device(&mxc_uart_device0, &uart_pdata);
5cf09421 253 mxc_register_device(&mxc_uart_device2, &uart_pdata);
d517cab1 254
d517cab1 255 mxc_register_device(&mxc_w1_master_device, NULL);
ba54b958 256
f8e5143b 257 /* LAN9217 IRQ pin */
01ac7d58 258 gpio_direction_input(IOMUX_TO_GPIO(MX31_PIN_GPIO3_1));
3287abbd 259
79206750
SH
260#ifdef CONFIG_I2C_IMX
261 i2c_register_board_info(1, pcm037_i2c_devices,
262 ARRAY_SIZE(pcm037_i2c_devices));
263
264 mxc_register_device(&mxc_i2c_device1, &pcm037_i2c_1_data);
265#endif
3287abbd 266 mxc_register_device(&mxc_nand_device, &pcm037_nand_board_info);
f2cb641f 267 mxc_register_device(&mxcsdhc_device0, &sdhc_pdata);
ce8ffef0
SH
268}
269
ce8ffef0
SH
270static void __init pcm037_timer_init(void)
271{
30c730f8 272 mx31_clocks_init(26000000);
ce8ffef0
SH
273}
274
275struct sys_timer pcm037_timer = {
276 .init = pcm037_timer_init,
277};
278
279MACHINE_START(PCM037, "Phytec Phycore pcm037")
280 /* Maintainer: Pengutronix */
281 .phys_io = AIPS1_BASE_ADDR,
282 .io_pg_offst = ((AIPS1_BASE_ADDR_VIRT) >> 18) & 0xfffc,
283 .boot_params = PHYS_OFFSET + 0x100,
fb4416ad 284 .map_io = mxc_map_io,
ce8ffef0
SH
285 .init_irq = mxc_init_irq,
286 .init_machine = mxc_board_init,
287 .timer = &pcm037_timer,
288MACHINE_END
289
This page took 0.149961 seconds and 5 git commands to generate.