MX31: Add sdhc resources/platform devices
[deliverable/linux.git] / arch / arm / mach-mx3 / pcm037.c
CommitLineData
ce8ffef0
SH
1/*
2 * Copyright (C) 2008 Sascha Hauer, Pengutronix
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
17 */
18
19#include <linux/types.h>
20#include <linux/init.h>
21
22#include <linux/platform_device.h>
23#include <linux/mtd/physmap.h>
3dad21a9 24#include <linux/mtd/plat-ram.h>
ce8ffef0 25#include <linux/memory.h>
ba54b958
GL
26#include <linux/gpio.h>
27#include <linux/smc911x.h>
28#include <linux/interrupt.h>
79206750
SH
29#include <linux/i2c.h>
30#include <linux/i2c/at24.h>
ce8ffef0 31
a09e64fb 32#include <mach/hardware.h>
ce8ffef0
SH
33#include <asm/mach-types.h>
34#include <asm/mach/arch.h>
35#include <asm/mach/time.h>
36#include <asm/mach/map.h>
a09e64fb
RK
37#include <mach/common.h>
38#include <mach/imx-uart.h>
39#include <mach/iomux-mx3.h>
40#include <mach/board-pcm037.h>
3287abbd 41#include <mach/mxc_nand.h>
79206750
SH
42#ifdef CONFIG_I2C_IMX
43#include <mach/i2c.h>
44#endif
ce8ffef0 45
5cf09421
SH
46#include "devices.h"
47
ce8ffef0
SH
48static struct physmap_flash_data pcm037_flash_data = {
49 .width = 2,
50};
51
52static struct resource pcm037_flash_resource = {
53 .start = 0xa0000000,
54 .end = 0xa1ffffff,
55 .flags = IORESOURCE_MEM,
56};
57
58static struct platform_device pcm037_flash = {
59 .name = "physmap-flash",
60 .id = 0,
61 .dev = {
62 .platform_data = &pcm037_flash_data,
63 },
64 .resource = &pcm037_flash_resource,
65 .num_resources = 1,
66};
67
68static struct imxuart_platform_data uart_pdata = {
a9b06233 69 .flags = IMXUART_HAVE_RTSCTS,
ce8ffef0
SH
70};
71
ba54b958
GL
72static struct resource smc911x_resources[] = {
73 [0] = {
74 .start = CS1_BASE_ADDR + 0x300,
75 .end = CS1_BASE_ADDR + 0x300 + SZ_64K - 1,
76 .flags = IORESOURCE_MEM,
77 },
78 [1] = {
79 .start = IOMUX_TO_IRQ(MX31_PIN_GPIO3_1),
80 .end = IOMUX_TO_IRQ(MX31_PIN_GPIO3_1),
81 .flags = IORESOURCE_IRQ,
82 },
83};
84
85static struct smc911x_platdata smc911x_info = {
86 .flags = SMC911X_USE_32BIT,
87 .irq_flags = IRQF_SHARED | IRQF_TRIGGER_LOW,
88};
89
90static struct platform_device pcm037_eth = {
91 .name = "smc911x",
92 .id = -1,
93 .num_resources = ARRAY_SIZE(smc911x_resources),
94 .resource = smc911x_resources,
95 .dev = {
96 .platform_data = &smc911x_info,
97 },
98};
99
3dad21a9
SH
100static struct platdata_mtd_ram pcm038_sram_data = {
101 .bankwidth = 2,
102};
103
104static struct resource pcm038_sram_resource = {
105 .start = CS4_BASE_ADDR,
106 .end = CS4_BASE_ADDR + 512 * 1024 - 1,
107 .flags = IORESOURCE_MEM,
108};
109
110static struct platform_device pcm037_sram_device = {
111 .name = "mtd-ram",
112 .id = 0,
113 .dev = {
114 .platform_data = &pcm038_sram_data,
115 },
116 .num_resources = 1,
117 .resource = &pcm038_sram_resource,
118};
119
3287abbd
SH
120static struct mxc_nand_platform_data pcm037_nand_board_info = {
121 .width = 1,
122 .hw_ecc = 1,
123};
124
79206750
SH
125#ifdef CONFIG_I2C_IMX
126static int i2c_1_pins[] = {
127 MX31_PIN_CSPI2_MOSI__SCL,
128 MX31_PIN_CSPI2_MISO__SDA,
129};
130
131static int pcm037_i2c_1_init(struct device *dev)
132{
133 return mxc_iomux_setup_multiple_pins(i2c_1_pins, ARRAY_SIZE(i2c_1_pins),
134 "i2c-1");
135}
136
137static void pcm037_i2c_1_exit(struct device *dev)
138{
139 mxc_iomux_release_multiple_pins(i2c_1_pins, ARRAY_SIZE(i2c_1_pins));
140}
141
142static struct imxi2c_platform_data pcm037_i2c_1_data = {
143 .bitrate = 100000,
144 .init = pcm037_i2c_1_init,
145 .exit = pcm037_i2c_1_exit,
146};
147
148static struct at24_platform_data board_eeprom = {
149 .byte_len = 4096,
150 .page_size = 32,
151 .flags = AT24_FLAG_ADDR16,
152};
153
154static struct i2c_board_info pcm037_i2c_devices[] = {
155 {
156 I2C_BOARD_INFO("at24", 0x52), /* E0=0, E1=1, E2=0 */
157 .platform_data = &board_eeprom,
158 }, {
159 I2C_BOARD_INFO("rtc-pcf8563", 0x51),
160 .type = "pcf8563",
161 }
162};
163#endif
164
ce8ffef0
SH
165static struct platform_device *devices[] __initdata = {
166 &pcm037_flash,
ba54b958 167 &pcm037_eth,
3dad21a9 168 &pcm037_sram_device,
ce8ffef0
SH
169};
170
bab389c8
VL
171static int uart0_pins[] = {
172 MX31_PIN_CTS1__CTS1,
173 MX31_PIN_RTS1__RTS1,
174 MX31_PIN_TXD1__TXD1,
175 MX31_PIN_RXD1__RXD1
176};
177
178static int uart2_pins[] = {
179 MX31_PIN_CSPI3_MOSI__RXD3,
180 MX31_PIN_CSPI3_MISO__TXD3
181};
182
ce8ffef0
SH
183/*
184 * Board specific initialization.
185 */
186static void __init mxc_board_init(void)
187{
188 platform_add_devices(devices, ARRAY_SIZE(devices));
189
bab389c8 190 mxc_iomux_setup_multiple_pins(uart0_pins, ARRAY_SIZE(uart0_pins), "uart-0");
5cf09421 191 mxc_register_device(&mxc_uart_device0, &uart_pdata);
ce8ffef0 192
bab389c8 193 mxc_iomux_setup_multiple_pins(uart2_pins, ARRAY_SIZE(uart2_pins), "uart-2");
5cf09421 194 mxc_register_device(&mxc_uart_device2, &uart_pdata);
d517cab1 195
bab389c8 196 mxc_iomux_setup_pin(MX31_PIN_BATT_LINE__OWIRE, "batt-0wire");
d517cab1 197 mxc_register_device(&mxc_w1_master_device, NULL);
ba54b958
GL
198
199 /* SMSC9215 IRQ pin */
bab389c8
VL
200 if (!mxc_iomux_setup_pin(IOMUX_MODE(MX31_PIN_GPIO3_1, IOMUX_CONFIG_GPIO),
201 "pcm037-eth"))
ba54b958 202 gpio_direction_input(MX31_PIN_GPIO3_1);
3287abbd 203
79206750
SH
204#ifdef CONFIG_I2C_IMX
205 i2c_register_board_info(1, pcm037_i2c_devices,
206 ARRAY_SIZE(pcm037_i2c_devices));
207
208 mxc_register_device(&mxc_i2c_device1, &pcm037_i2c_1_data);
209#endif
3287abbd 210 mxc_register_device(&mxc_nand_device, &pcm037_nand_board_info);
ce8ffef0
SH
211}
212
ce8ffef0
SH
213static void __init pcm037_timer_init(void)
214{
30c730f8 215 mx31_clocks_init(26000000);
ce8ffef0
SH
216}
217
218struct sys_timer pcm037_timer = {
219 .init = pcm037_timer_init,
220};
221
222MACHINE_START(PCM037, "Phytec Phycore pcm037")
223 /* Maintainer: Pengutronix */
224 .phys_io = AIPS1_BASE_ADDR,
225 .io_pg_offst = ((AIPS1_BASE_ADDR_VIRT) >> 18) & 0xfffc,
226 .boot_params = PHYS_OFFSET + 0x100,
fb4416ad 227 .map_io = mxc_map_io,
ce8ffef0
SH
228 .init_irq = mxc_init_irq,
229 .init_machine = mxc_board_init,
230 .timer = &pcm037_timer,
231MACHINE_END
232
This page took 0.150203 seconds and 5 git commands to generate.