Commit | Line | Data |
---|---|---|
543d9378 PW |
1 | /* |
2 | * linux/arch/arm/mach-omap2/clock.h | |
3 | * | |
d8a94458 PW |
4 | * Copyright (C) 2005-2009 Texas Instruments, Inc. |
5 | * Copyright (C) 2004-2009 Nokia Corporation | |
543d9378 | 6 | * |
a16e9703 TL |
7 | * Contacts: |
8 | * Richard Woodruff <r-woodruff2@ti.com> | |
543d9378 PW |
9 | * Paul Walmsley |
10 | * | |
11 | * This program is free software; you can redistribute it and/or modify | |
12 | * it under the terms of the GNU General Public License version 2 as | |
13 | * published by the Free Software Foundation. | |
14 | */ | |
15 | ||
16 | #ifndef __ARCH_ARM_MACH_OMAP2_CLOCK_H | |
17 | #define __ARCH_ARM_MACH_OMAP2_CLOCK_H | |
18 | ||
ce491cf8 | 19 | #include <plat/clock.h> |
543d9378 | 20 | |
88b8ba90 PW |
21 | /* The maximum error between a target DPLL rate and the rounded rate in Hz */ |
22 | #define DEFAULT_DPLL_RATE_TOLERANCE 50000 | |
23 | ||
c0bf3132 RK |
24 | /* CM_CLKSEL2_PLL.CORE_CLK_SRC bits (2XXX) */ |
25 | #define CORE_CLK_SRC_32K 0x0 | |
26 | #define CORE_CLK_SRC_DPLL 0x1 | |
27 | #define CORE_CLK_SRC_DPLL_X2 0x2 | |
28 | ||
29 | /* OMAP2xxx CM_CLKEN_PLL.EN_DPLL bits - for omap2_get_dpll_rate() */ | |
30 | #define OMAP2XXX_EN_DPLL_LPBYPASS 0x1 | |
31 | #define OMAP2XXX_EN_DPLL_FRBYPASS 0x2 | |
32 | #define OMAP2XXX_EN_DPLL_LOCKED 0x3 | |
33 | ||
34 | /* OMAP3xxx CM_CLKEN_PLL*.EN_*_DPLL bits - for omap2_get_dpll_rate() */ | |
35 | #define OMAP3XXX_EN_DPLL_LPBYPASS 0x5 | |
36 | #define OMAP3XXX_EN_DPLL_FRBYPASS 0x6 | |
37 | #define OMAP3XXX_EN_DPLL_LOCKED 0x7 | |
38 | ||
16975a79 RN |
39 | /* OMAP4xxx CM_CLKMODE_DPLL*.EN_*_DPLL bits - for omap2_get_dpll_rate() */ |
40 | #define OMAP4XXX_EN_DPLL_MNBYPASS 0x4 | |
41 | #define OMAP4XXX_EN_DPLL_LPBYPASS 0x5 | |
42 | #define OMAP4XXX_EN_DPLL_FRBYPASS 0x6 | |
43 | #define OMAP4XXX_EN_DPLL_LOCKED 0x7 | |
44 | ||
a1391d27 RN |
45 | /* CM_CLKEN_PLL*.EN* bit values - not all are available for every DPLL */ |
46 | #define DPLL_LOW_POWER_STOP 0x1 | |
47 | #define DPLL_LOW_POWER_BYPASS 0x5 | |
48 | #define DPLL_LOCKED 0x7 | |
49 | ||
358965d7 RW |
50 | /* DPLL Type and DCO Selection Flags */ |
51 | #define DPLL_J_TYPE 0x1 | |
52 | #define DPLL_NO_DCO_SEL 0x2 | |
53 | ||
543d9378 PW |
54 | int omap2_clk_enable(struct clk *clk); |
55 | void omap2_clk_disable(struct clk *clk); | |
56 | long omap2_clk_round_rate(struct clk *clk, unsigned long rate); | |
57 | int omap2_clk_set_rate(struct clk *clk, unsigned long rate); | |
58 | int omap2_clk_set_parent(struct clk *clk, struct clk *new_parent); | |
fecb494b | 59 | int omap2_dpll_set_rate_tolerance(struct clk *clk, unsigned int tolerance); |
88b8ba90 | 60 | long omap2_dpll_round_rate(struct clk *clk, unsigned long target_rate); |
a1391d27 RN |
61 | unsigned long omap3_dpll_recalc(struct clk *clk); |
62 | unsigned long omap3_clkoutx2_recalc(struct clk *clk); | |
63 | void omap3_dpll_allow_idle(struct clk *clk); | |
64 | void omap3_dpll_deny_idle(struct clk *clk); | |
65 | u32 omap3_dpll_autoidle_read(struct clk *clk); | |
66 | int omap3_noncore_dpll_set_rate(struct clk *clk, unsigned long rate); | |
67 | int omap3_noncore_dpll_enable(struct clk *clk); | |
68 | void omap3_noncore_dpll_disable(struct clk *clk); | |
543d9378 PW |
69 | |
70 | #ifdef CONFIG_OMAP_RESET_CLOCKS | |
71 | void omap2_clk_disable_unused(struct clk *clk); | |
72 | #else | |
73 | #define omap2_clk_disable_unused NULL | |
74 | #endif | |
75 | ||
8b9dbc16 | 76 | unsigned long omap2_clksel_recalc(struct clk *clk); |
333943ba | 77 | void omap2_init_clk_clkdm(struct clk *clk); |
543d9378 PW |
78 | void omap2_init_clksel_parent(struct clk *clk); |
79 | u32 omap2_clksel_get_divisor(struct clk *clk); | |
80 | u32 omap2_clksel_round_rate_div(struct clk *clk, unsigned long target_rate, | |
81 | u32 *new_div); | |
82 | u32 omap2_clksel_to_divisor(struct clk *clk, u32 field_val); | |
83 | u32 omap2_divisor_to_clksel(struct clk *clk, u32 div); | |
543d9378 PW |
84 | long omap2_clksel_round_rate(struct clk *clk, unsigned long target_rate); |
85 | int omap2_clksel_set_rate(struct clk *clk, unsigned long rate); | |
df791b3e | 86 | int omap2_clksel_set_parent(struct clk *clk, struct clk *new_parent); |
543d9378 | 87 | u32 omap2_get_dpll_rate(struct clk *clk); |
911bd739 | 88 | void omap2_init_dpll_parent(struct clk *clk); |
543d9378 | 89 | int omap2_wait_clock_ready(void __iomem *reg, u32 cval, const char *name); |
56213ca4 TL |
90 | |
91 | ||
92 | #ifdef CONFIG_ARCH_OMAP2 | |
93 | void omap2xxx_clk_prepare_for_reboot(void); | |
94 | #else | |
95 | static inline void omap2xxx_clk_prepare_for_reboot(void) | |
96 | { | |
97 | } | |
98 | #endif | |
99 | ||
100 | #ifdef CONFIG_ARCH_OMAP3 | |
101 | void omap3_clk_prepare_for_reboot(void); | |
102 | #else | |
103 | static inline void omap3_clk_prepare_for_reboot(void) | |
104 | { | |
105 | } | |
106 | #endif | |
107 | ||
108 | #ifdef CONFIG_ARCH_OMAP4 | |
109 | void omap4_clk_prepare_for_reboot(void); | |
110 | #else | |
111 | static inline void omap4_clk_prepare_for_reboot(void) | |
112 | { | |
113 | } | |
114 | #endif | |
115 | ||
72350b29 PW |
116 | int omap2_dflt_clk_enable(struct clk *clk); |
117 | void omap2_dflt_clk_disable(struct clk *clk); | |
118 | void omap2_clk_dflt_find_companion(struct clk *clk, void __iomem **other_reg, | |
119 | u8 *other_bit); | |
120 | void omap2_clk_dflt_find_idlest(struct clk *clk, void __iomem **idlest_reg, | |
419cc97d | 121 | u8 *idlest_bit, u8 *idlest_val); |
4d30e82c PW |
122 | int omap2_clk_switch_mpurate_at_boot(const char *mpurate_ck_name); |
123 | void omap2_clk_print_new_rates(const char *hfclkin_ck_name, | |
124 | const char *core_ck_name, | |
125 | const char *mpu_ck_name); | |
543d9378 | 126 | |
d8a94458 PW |
127 | extern u8 cpu_mask; |
128 | ||
b36ee724 | 129 | extern const struct clkops clkops_omap2_dflt_wait; |
7c43d547 | 130 | extern const struct clkops clkops_dummy; |
bc51da4e | 131 | extern const struct clkops clkops_omap2_dflt; |
b36ee724 | 132 | |
82e9bd58 | 133 | extern struct clk_functions omap2_clk_functions; |
d8a94458 | 134 | extern struct clk *vclk, *sclk; |
82e9bd58 | 135 | |
d8a94458 PW |
136 | extern const struct clksel_rate gpt_32k_rates[]; |
137 | extern const struct clksel_rate gpt_sys_rates[]; | |
138 | extern const struct clksel_rate gfx_l3_rates[]; | |
543d9378 | 139 | |
088ef950 | 140 | #if defined(CONFIG_ARCH_OMAP2) && defined(CONFIG_CPU_FREQ) |
69ecefca PW |
141 | extern void omap2_clk_init_cpufreq_table(struct cpufreq_frequency_table **table); |
142 | extern void omap2_clk_exit_cpufreq_table(struct cpufreq_frequency_table **table); | |
143 | #else | |
144 | #define omap2_clk_init_cpufreq_table 0 | |
145 | #define omap2_clk_exit_cpufreq_table 0 | |
146 | #endif | |
543d9378 | 147 | |
657ebfad PW |
148 | extern const struct clkops clkops_omap3_noncore_dpll_ops; |
149 | ||
543d9378 | 150 | #endif |