ARM: OMAP2+: Move omap_reserve() locally to mach-omap2
[deliverable/linux.git] / arch / arm / mach-omap2 / common.c
CommitLineData
aa218daf
PW
1/*
2 * linux/arch/arm/mach-omap2/common.c
3 *
4 * Code common to all OMAP2+ machines.
5 *
6 * Copyright (C) 2009 Texas Instruments
7 * Copyright (C) 2010 Nokia Corporation
8 * Tony Lindgren <tony@atomide.com>
9 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License version 2 as
13 * published by the Free Software Foundation.
14 */
15#include <linux/kernel.h>
16#include <linux/init.h>
17#include <linux/clk.h>
18#include <linux/io.h>
f583f0f2 19#include <linux/platform_data/dsp-omap.h>
aa218daf 20
aa218daf 21#include <plat/clock.h>
f583f0f2
LV
22#include <plat/omap-secure.h>
23#include <plat/vram.h>
aa218daf 24
dbc04161 25#include "soc.h"
ee0839c2
TL
26#include "iomap.h"
27#include "common.h"
aa218daf 28#include "sdrc.h"
4814ced5 29#include "control.h"
aa218daf
PW
30
31/* Global address base setup code */
32
aa218daf
PW
33static void __init __omap2_set_globals(struct omap_globals *omap2_globals)
34{
35 omap2_set_globals_tap(omap2_globals);
36 omap2_set_globals_sdrc(omap2_globals);
37 omap2_set_globals_control(omap2_globals);
38 omap2_set_globals_prcm(omap2_globals);
39}
40
59b479e0 41#if defined(CONFIG_SOC_OMAP2420)
aa218daf
PW
42
43static struct omap_globals omap242x_globals = {
44 .class = OMAP242X_CLASS,
45 .tap = OMAP2_L4_IO_ADDRESS(0x48014000),
4c3cf901
TL
46 .sdrc = OMAP2_L3_IO_ADDRESS(OMAP2420_SDRC_BASE),
47 .sms = OMAP2_L3_IO_ADDRESS(OMAP2420_SMS_BASE),
48 .ctrl = OMAP2_L4_IO_ADDRESS(OMAP242X_CTRL_BASE),
49 .prm = OMAP2_L4_IO_ADDRESS(OMAP2420_PRM_BASE),
50 .cm = OMAP2_L4_IO_ADDRESS(OMAP2420_CM_BASE),
aa218daf
PW
51};
52
53void __init omap2_set_globals_242x(void)
54{
55 __omap2_set_globals(&omap242x_globals);
56}
35549ec3
BC
57
58void __init omap242x_map_io(void)
59{
35549ec3
BC
60 omap242x_map_common_io();
61}
aa218daf
PW
62#endif
63
59b479e0 64#if defined(CONFIG_SOC_OMAP2430)
aa218daf
PW
65
66static struct omap_globals omap243x_globals = {
67 .class = OMAP243X_CLASS,
68 .tap = OMAP2_L4_IO_ADDRESS(0x4900a000),
4c3cf901
TL
69 .sdrc = OMAP2_L3_IO_ADDRESS(OMAP243X_SDRC_BASE),
70 .sms = OMAP2_L3_IO_ADDRESS(OMAP243X_SMS_BASE),
71 .ctrl = OMAP2_L4_IO_ADDRESS(OMAP243X_CTRL_BASE),
72 .prm = OMAP2_L4_IO_ADDRESS(OMAP2430_PRM_BASE),
73 .cm = OMAP2_L4_IO_ADDRESS(OMAP2430_CM_BASE),
aa218daf
PW
74};
75
76void __init omap2_set_globals_243x(void)
77{
78 __omap2_set_globals(&omap243x_globals);
79}
35549ec3
BC
80
81void __init omap243x_map_io(void)
82{
35549ec3
BC
83 omap243x_map_common_io();
84}
aa218daf
PW
85#endif
86
87#if defined(CONFIG_ARCH_OMAP3)
88
89static struct omap_globals omap3_globals = {
90 .class = OMAP343X_CLASS,
91 .tap = OMAP2_L4_IO_ADDRESS(0x4830A000),
4c3cf901
TL
92 .sdrc = OMAP2_L3_IO_ADDRESS(OMAP343X_SDRC_BASE),
93 .sms = OMAP2_L3_IO_ADDRESS(OMAP343X_SMS_BASE),
94 .ctrl = OMAP2_L4_IO_ADDRESS(OMAP343X_CTRL_BASE),
95 .prm = OMAP2_L4_IO_ADDRESS(OMAP3430_PRM_BASE),
96 .cm = OMAP2_L4_IO_ADDRESS(OMAP3430_CM_BASE),
aa218daf
PW
97};
98
99void __init omap2_set_globals_3xxx(void)
100{
101 __omap2_set_globals(&omap3_globals);
102}
103
104void __init omap3_map_io(void)
105{
aa218daf
PW
106 omap34xx_map_common_io();
107}
01001712
HP
108
109/*
110 * Adjust TAP register base such that omap3_check_revision accesses the correct
a920360f
HP
111 * TI81XX register for checking device ID (it adds 0x204 to tap base while
112 * TI81XX DEVICE ID register is at offset 0x600 from control base).
01001712 113 */
a920360f
HP
114#define TI81XX_TAP_BASE (TI81XX_CTRL_BASE + \
115 TI81XX_CONTROL_DEVICE_ID - 0x204)
01001712 116
a920360f 117static struct omap_globals ti81xx_globals = {
01001712 118 .class = OMAP343X_CLASS,
a920360f
HP
119 .tap = OMAP2_L4_IO_ADDRESS(TI81XX_TAP_BASE),
120 .ctrl = OMAP2_L4_IO_ADDRESS(TI81XX_CTRL_BASE),
121 .prm = OMAP2_L4_IO_ADDRESS(TI81XX_PRCM_BASE),
122 .cm = OMAP2_L4_IO_ADDRESS(TI81XX_PRCM_BASE),
01001712
HP
123};
124
a920360f 125void __init omap2_set_globals_ti81xx(void)
01001712 126{
a920360f
HP
127 __omap2_set_globals(&ti81xx_globals);
128}
129
130void __init ti81xx_map_io(void)
131{
132 omapti81xx_map_common_io();
01001712 133}
1c213ba1 134#endif
1e6cb146 135
1c213ba1 136#if defined(CONFIG_SOC_AM33XX)
1e6cb146 137#define AM33XX_TAP_BASE (AM33XX_CTRL_BASE + \
a920360f 138 TI81XX_CONTROL_DEVICE_ID - 0x204)
1e6cb146
AM
139
140static struct omap_globals am33xx_globals = {
141 .class = AM335X_CLASS,
142 .tap = AM33XX_L4_WK_IO_ADDRESS(AM33XX_TAP_BASE),
143 .ctrl = AM33XX_L4_WK_IO_ADDRESS(AM33XX_CTRL_BASE),
144 .prm = AM33XX_L4_WK_IO_ADDRESS(AM33XX_PRCM_BASE),
145 .cm = AM33XX_L4_WK_IO_ADDRESS(AM33XX_PRCM_BASE),
146};
147
148void __init omap2_set_globals_am33xx(void)
149{
150 __omap2_set_globals(&am33xx_globals);
151}
152
153void __init am33xx_map_io(void)
154{
155 omapam33xx_map_common_io();
156}
aa218daf
PW
157#endif
158
159#if defined(CONFIG_ARCH_OMAP4)
160static struct omap_globals omap4_globals = {
161 .class = OMAP443X_CLASS,
162 .tap = OMAP2_L4_IO_ADDRESS(OMAP443X_SCM_BASE),
4c3cf901
TL
163 .ctrl = OMAP2_L4_IO_ADDRESS(OMAP443X_SCM_BASE),
164 .ctrl_pad = OMAP2_L4_IO_ADDRESS(OMAP443X_CTRL_BASE),
165 .prm = OMAP2_L4_IO_ADDRESS(OMAP4430_PRM_BASE),
166 .cm = OMAP2_L4_IO_ADDRESS(OMAP4430_CM_BASE),
167 .cm2 = OMAP2_L4_IO_ADDRESS(OMAP4430_CM2_BASE),
610eb8c2 168 .prcm_mpu = OMAP2_L4_IO_ADDRESS(OMAP4430_PRCM_MPU_BASE),
aa218daf
PW
169};
170
171void __init omap2_set_globals_443x(void)
172{
ecc46cfd 173 __omap2_set_globals(&omap4_globals);
aa218daf 174}
35549ec3
BC
175
176void __init omap4_map_io(void)
177{
35549ec3
BC
178 omap44xx_map_common_io();
179}
aa218daf
PW
180#endif
181
05e152c7
S
182#if defined(CONFIG_SOC_OMAP5)
183static struct omap_globals omap5_globals = {
184 .class = OMAP54XX_CLASS,
185 .tap = OMAP2_L4_IO_ADDRESS(OMAP54XX_SCM_BASE),
186 .ctrl = OMAP2_L4_IO_ADDRESS(OMAP54XX_SCM_BASE),
187 .ctrl_pad = OMAP2_L4_IO_ADDRESS(OMAP54XX_CTRL_BASE),
188 .prm = OMAP2_L4_IO_ADDRESS(OMAP54XX_PRM_BASE),
189 .cm = OMAP2_L4_IO_ADDRESS(OMAP54XX_CM_CORE_AON_BASE),
190 .cm2 = OMAP2_L4_IO_ADDRESS(OMAP54XX_CM_CORE_BASE),
191 .prcm_mpu = OMAP2_L4_IO_ADDRESS(OMAP54XX_PRCM_MPU_BASE),
192};
193
194void __init omap2_set_globals_5xxx(void)
195{
196 omap2_set_globals_tap(&omap5_globals);
197 omap2_set_globals_control(&omap5_globals);
198 omap2_set_globals_prcm(&omap5_globals);
199}
200
201void __init omap5_map_io(void)
202{
203 omap5_map_common_io();
204}
205#endif
f583f0f2
LV
206
207/*
208 * Stub function for OMAP2 so that common files
209 * continue to build when custom builds are used
210 */
211int __weak omap_secure_ram_reserve_memblock(void)
212{
213 return 0;
214}
215
216void __init omap_reserve(void)
217{
218 omap_vram_reserve_sdram_memblock();
219 omap_dsp_reserve_sdram_memblock();
220 omap_secure_ram_reserve_memblock();
221 omap_barrier_reserve_memblock();
222}
This page took 0.133506 seconds and 5 git commands to generate.