ARM: dra7xx: Fix counter frequency drift for AM572x errata i856
[deliverable/linux.git] / arch / arm / mach-omap2 / common.h
CommitLineData
4e65331c
TL
1/*
2 * Header for code common to all OMAP2+ machines.
3 *
4 * This program is free software; you can redistribute it and/or modify it
5 * under the terms of the GNU General Public License as published by the
6 * Free Software Foundation; either version 2 of the License, or (at your
7 * option) any later version.
8 *
9 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
10 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
11 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
12 * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
13 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
14 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
15 * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
16 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
17 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
18 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
19 *
20 * You should have received a copy of the GNU General Public License along
21 * with this program; if not, write to the Free Software Foundation, Inc.,
22 * 675 Mass Ave, Cambridge, MA 02139, USA.
23 */
24
25#ifndef __ARCH_ARM_MACH_OMAP2PLUS_COMMON_H
26#define __ARCH_ARM_MACH_OMAP2PLUS_COMMON_H
b2b9762f 27#ifndef __ASSEMBLER__
4e65331c 28
ec2c0825 29#include <linux/irq.h>
4e65331c 30#include <linux/delay.h>
3a8761c0 31#include <linux/i2c.h>
1ee47b0a 32#include <linux/i2c/twl.h>
3a8761c0 33#include <linux/i2c-omap.h>
7b6d864b 34#include <linux/reboot.h>
eaacabc0 35#include <linux/irqchip/irq-omap-intc.h>
dbc04161 36
b2b9762f 37#include <asm/proc-fns.h>
4e65331c 38
3a8761c0 39#include "i2c.h"
3d82cbbb 40#include "serial.h"
3a8761c0 41
54db6eee 42#include "usb.h"
dbc04161 43
ec2c0825 44#define OMAP_INTC_START NR_IRQS
7d7e1eba 45
bbd707ac
SG
46#if defined(CONFIG_PM) && defined(CONFIG_ARCH_OMAP2)
47int omap2_pm_init(void);
48#else
49static inline int omap2_pm_init(void)
50{
51 return 0;
52}
53#endif
54
55#if defined(CONFIG_PM) && defined(CONFIG_ARCH_OMAP3)
56int omap3_pm_init(void);
57#else
58static inline int omap3_pm_init(void)
59{
60 return 0;
61}
62#endif
63
6af16a1d 64#if defined(CONFIG_PM) && (defined(CONFIG_ARCH_OMAP4) || defined(CONFIG_SOC_OMAP5) || defined(CONFIG_SOC_DRA7XX))
bbd707ac 65int omap4_pm_init(void);
de70af49 66int omap4_pm_init_early(void);
bbd707ac
SG
67#else
68static inline int omap4_pm_init(void)
69{
70 return 0;
71}
de70af49
NM
72
73static inline int omap4_pm_init_early(void)
74{
75 return 0;
76}
bbd707ac
SG
77#endif
78
79#ifdef CONFIG_OMAP_MUX
80int omap_mux_late_init(void);
81#else
82static inline int omap_mux_late_init(void)
83{
84 return 0;
85}
86#endif
87
4e65331c
TL
88extern void omap2_init_common_infrastructure(void);
89
6bb27d73
SW
90extern void omap2_sync32k_timer_init(void);
91extern void omap3_sync32k_timer_init(void);
92extern void omap3_secure_sync32k_timer_init(void);
00ea4d56 93extern void omap3_gptimer_timer_init(void);
6bb27d73 94extern void omap4_local_timer_init(void);
2ad501cc 95#ifdef CONFIG_CACHE_L2X0
b39b14e6 96int omap_l2_cache_init(void);
2ad501cc
AB
97#else
98static inline int omap_l2_cache_init(void)
99{
100 return 0;
101}
102#endif
6bb27d73 103extern void omap5_realtime_timer_init(void);
4e65331c
TL
104
105void omap2420_init_early(void);
106void omap2430_init_early(void);
107void omap3430_init_early(void);
108void omap35xx_init_early(void);
109void omap3630_init_early(void);
110void omap3_init_early(void); /* Do not use this one */
ce3fc89a 111void am33xx_init_early(void);
4e65331c 112void am35xx_init_early(void);
a920360f 113void ti81xx_init_early(void);
08f30989 114void am33xx_init_early(void);
c5107027 115void am43xx_init_early(void);
765e7a06 116void am43xx_init_late(void);
4e65331c 117void omap4430_init_early(void);
05e152c7 118void omap5_init_early(void);
bbd707ac
SG
119void omap3_init_late(void); /* Do not use this one */
120void omap4430_init_late(void);
121void omap2420_init_late(void);
122void omap2430_init_late(void);
123void omap3430_init_late(void);
124void omap35xx_init_late(void);
125void omap3630_init_late(void);
126void am35xx_init_late(void);
127void ti81xx_init_late(void);
765e7a06
NM
128void am33xx_init_late(void);
129void omap5_init_late(void);
bbd707ac 130int omap2_common_pm_late_init(void);
a3a9384a 131void dra7xx_init_early(void);
765e7a06 132void dra7xx_init_late(void);
4e65331c 133
6770b211
RB
134#ifdef CONFIG_SOC_BUS
135void omap_soc_device_init(void);
136#else
137static inline void omap_soc_device_init(void)
138{
139}
140#endif
141
2f334a38 142#if defined(CONFIG_SOC_OMAP2420) || defined(CONFIG_SOC_OMAP2430)
7b6d864b 143void omap2xxx_restart(enum reboot_mode mode, const char *cmd);
ecc46cfd 144#else
7b6d864b 145static inline void omap2xxx_restart(enum reboot_mode mode, const char *cmd)
2f334a38
PW
146{
147}
ecc46cfd 148#endif
2f334a38 149
14e067c1 150#ifdef CONFIG_SOC_AM33XX
7b6d864b 151void am33xx_restart(enum reboot_mode mode, const char *cmd);
14e067c1 152#else
7b6d864b 153static inline void am33xx_restart(enum reboot_mode mode, const char *cmd)
14e067c1
JSB
154{
155}
156#endif
157
2f334a38 158#ifdef CONFIG_ARCH_OMAP3
7b6d864b 159void omap3xxx_restart(enum reboot_mode mode, const char *cmd);
2f334a38 160#else
7b6d864b 161static inline void omap3xxx_restart(enum reboot_mode mode, const char *cmd)
2f334a38
PW
162{
163}
164#endif
165
7abb1a53
NM
166#if defined(CONFIG_ARCH_OMAP4) || defined(CONFIG_SOC_OMAP5) || \
167 defined(CONFIG_SOC_DRA7XX) || defined(CONFIG_SOC_AM43XX)
7b6d864b 168void omap44xx_restart(enum reboot_mode mode, const char *cmd);
2f334a38 169#else
7b6d864b 170static inline void omap44xx_restart(enum reboot_mode mode, const char *cmd)
2f334a38
PW
171{
172}
173#endif
174
b6a4226c
PW
175/* This gets called from mach-omap2/io.c, do not call this */
176void __init omap2_set_globals_tap(u32 class, void __iomem *tap);
177
178void __init omap242x_map_io(void);
179void __init omap243x_map_io(void);
180void __init omap3_map_io(void);
181void __init am33xx_map_io(void);
182void __init omap4_map_io(void);
183void __init omap5_map_io(void);
184void __init ti81xx_map_io(void);
185
186/* omap_barriers_init() is OMAP4 only */
2ec1fc4e 187void omap_barriers_init(void);
4e65331c
TL
188
189/**
190 * omap_test_timeout - busy-loop, testing a condition
191 * @cond: condition to test until it evaluates to true
192 * @timeout: maximum number of microseconds in the timeout
193 * @index: loop index (integer)
194 *
195 * Loop waiting for @cond to become true or until at least @timeout
196 * microseconds have passed. To use, define some integer @index in the
197 * calling code. After running, if @index == @timeout, then the loop has
198 * timed out.
199 */
200#define omap_test_timeout(cond, timeout, index) \
201({ \
202 for (index = 0; index < timeout; index++) { \
203 if (cond) \
204 break; \
205 udelay(1); \
206 } \
207})
208
209extern struct device *omap2_get_mpuss_device(void);
210extern struct device *omap2_get_iva_device(void);
211extern struct device *omap2_get_l3_device(void);
212extern struct device *omap4_get_dsp_device(void);
213
c4082d49 214void omap_gic_of_init(void);
4e65331c 215
4e65331c 216#ifdef CONFIG_CACHE_L2X0
02afe8a7 217extern void __iomem *omap4_get_l2cache_base(void);
4e65331c
TL
218#endif
219
52fa2120 220struct device_node;
52fa2120 221
02afe8a7
SS
222#ifdef CONFIG_SMP
223extern void __iomem *omap4_get_scu_base(void);
224#else
225static inline void __iomem *omap4_get_scu_base(void)
226{
227 return NULL;
228}
4e65331c
TL
229#endif
230
ff999b8a 231extern void gic_dist_disable(void);
74ed7bdc 232extern void gic_dist_enable(void);
cd8ce159
CC
233extern bool gic_dist_disabled(void);
234extern void gic_timer_retrigger(void);
4e65331c 235extern void omap_smc1(u32 fn, u32 arg);
501f0c75 236extern void __iomem *omap4_get_sar_ram_base(void);
b2b9762f 237extern void omap_do_wfi(void);
4e65331c
TL
238
239#ifdef CONFIG_SMP
240/* Needed for secondary core boot */
baf4b7d3
SS
241extern void omap4_secondary_startup(void);
242extern void omap4460_secondary_startup(void);
4e65331c
TL
243extern u32 omap_modify_auxcoreboot0(u32 set_mask, u32 clear_mask);
244extern void omap_auxcoreboot_addr(u32 cpu_addr);
245extern u32 omap_read_auxcoreboot0(void);
06915321
MZ
246
247extern void omap4_cpu_die(unsigned int cpu);
248
249extern struct smp_operations omap4_smp_ops;
250
283f708c 251extern void omap5_secondary_startup(void);
4e65331c
TL
252#endif
253
b2b9762f
SS
254#if defined(CONFIG_SMP) && defined(CONFIG_PM)
255extern int omap4_mpuss_init(void);
256extern int omap4_enter_lowpower(unsigned int cpu, unsigned int power_state);
257extern int omap4_finish_suspend(unsigned long cpu_state);
258extern void omap4_cpu_resume(void);
b5b4f288 259extern int omap4_hotplug_cpu(unsigned int cpu, unsigned int power_state);
b2b9762f
SS
260#else
261static inline int omap4_enter_lowpower(unsigned int cpu,
262 unsigned int power_state)
263{
264 cpu_do_idle();
265 return 0;
266}
267
b5b4f288
SS
268static inline int omap4_hotplug_cpu(unsigned int cpu, unsigned int power_state)
269{
270 cpu_do_idle();
271 return 0;
272}
273
b2b9762f
SS
274static inline int omap4_mpuss_init(void)
275{
276 return 0;
277}
278
279static inline int omap4_finish_suspend(unsigned long cpu_state)
280{
281 return 0;
282}
283
284static inline void omap4_cpu_resume(void)
285{}
3ba2a739 286
b2b9762f 287#endif
258ee922 288
31957609 289void pdata_quirks_init(const struct of_device_id *);
dad12d11 290void omap_auxdata_legacy_init(struct device *dev);
8651bd8c 291void omap_pcs_legacy_init(int irq, void (*rearm)(void));
6a08e1e6 292
258ee922
TL
293struct omap_sdrc_params;
294extern void omap_sdrc_init(struct omap_sdrc_params *sdrc_cs0,
295 struct omap_sdrc_params *sdrc_cs1);
1ee47b0a 296struct omap2_hsmmc_info;
f583f0f2 297extern void omap_reserve(void);
258ee922 298
5c2e8852
TL
299struct omap_hwmod;
300extern int omap_dss_reset(struct omap_hwmod *);
258ee922 301
ff931c82 302/* SoC specific clock initializer */
cfa9667d 303int omap_clk_init(void);
ff931c82 304
dcdf407b 305int __init omapdss_init_of(void);
6a0e6b38 306void __init omapdss_early_init_of(void);
dcdf407b 307
b2b9762f 308#endif /* __ASSEMBLER__ */
4e65331c 309#endif /* __ARCH_ARM_MACH_OMAP2PLUS_COMMON_H */
This page took 0.159718 seconds and 5 git commands to generate.