W1: OMAP HDQ1W: Remove dependencies to mach/hardware.h
[deliverable/linux.git] / arch / arm / mach-omap2 / devices.c
CommitLineData
1dbae815
TL
1/*
2 * linux/arch/arm/mach-omap2/devices.c
3 *
4 * OMAP2 platform device setup/initialization
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 */
2f8163ba 11#include <linux/gpio.h>
1dbae815
TL
12#include <linux/kernel.h>
13#include <linux/init.h>
14#include <linux/platform_device.h>
fced80c7 15#include <linux/io.h>
917fa280 16#include <linux/clk.h>
f2ce6231 17#include <linux/err.h>
1a5d8190 18#include <linux/slab.h>
ad8dfac6 19#include <linux/of.h>
0f1142a5 20#include <linux/platform_data/omap4-keypad.h>
1dbae815 21
a09e64fb 22#include <mach/hardware.h>
88341334 23#include <mach/irqs.h>
1dbae815
TL
24#include <asm/mach-types.h>
25#include <asm/mach/map.h>
88341334 26#include <asm/pmu.h>
1dbae815 27
ee0839c2 28#include "iomap.h"
ee5500c4 29#include <plat/dma.h>
f2ce6231
VC
30#include <plat/omap_hwmod.h>
31#include <plat/omap_device.h>
59556765 32#include <plat/omap4-keypad.h>
1dbae815 33
4896e394 34#include "mux.h"
4814ced5 35#include "control.h"
a11f6706 36#include "devices.h"
4896e394 37
0abcf618 38#define L3_MODULES_MAX_LEN 12
a4dc616a 39#define L3_MODULES 3
0abcf618 40
41static int __init omap3_l3_init(void)
42{
0abcf618 43 struct omap_hwmod *oh;
3528c58e 44 struct platform_device *pdev;
0abcf618 45 char oh_name[L3_MODULES_MAX_LEN];
46
47 /*
48 * To avoid code running on other OMAPs in
49 * multi-omap builds
50 */
51 if (!(cpu_is_omap34xx()))
52 return -ENODEV;
53
eeb3711b 54 snprintf(oh_name, L3_MODULES_MAX_LEN, "l3_main");
0abcf618 55
56 oh = omap_hwmod_lookup(oh_name);
57
58 if (!oh)
59 pr_err("could not look up %s\n", oh_name);
60
3528c58e 61 pdev = omap_device_build("omap_l3_smx", 0, oh, NULL, 0,
0abcf618 62 NULL, 0, 0);
63
3528c58e 64 WARN(IS_ERR(pdev), "could not build omap_device for %s\n", oh_name);
0abcf618 65
3528c58e 66 return IS_ERR(pdev) ? PTR_ERR(pdev) : 0;
0abcf618 67}
68postcore_initcall(omap3_l3_init);
69
a4dc616a 70static int __init omap4_l3_init(void)
71{
eeb3711b 72 int i;
a4dc616a 73 struct omap_hwmod *oh[3];
3528c58e 74 struct platform_device *pdev;
a4dc616a 75 char oh_name[L3_MODULES_MAX_LEN];
76
ad8dfac6
BC
77 /* If dtb is there, the devices will be created dynamically */
78 if (of_have_populated_dt())
79 return -ENODEV;
80
a4dc616a 81 /*
82 * To avoid code running on other OMAPs in
83 * multi-omap builds
84 */
e17933c2 85 if (!cpu_is_omap44xx() && !soc_is_omap54xx())
a4dc616a 86 return -ENODEV;
87
88 for (i = 0; i < L3_MODULES; i++) {
eeb3711b 89 snprintf(oh_name, L3_MODULES_MAX_LEN, "l3_main_%d", i+1);
a4dc616a 90
91 oh[i] = omap_hwmod_lookup(oh_name);
92 if (!(oh[i]))
93 pr_err("could not look up %s\n", oh_name);
94 }
95
3528c58e 96 pdev = omap_device_build_ss("omap_l3_noc", 0, oh, 3, NULL,
a4dc616a 97 0, NULL, 0, 0);
98
3528c58e 99 WARN(IS_ERR(pdev), "could not build omap_device for %s\n", oh_name);
a4dc616a 100
3528c58e 101 return IS_ERR(pdev) ? PTR_ERR(pdev) : 0;
a4dc616a 102}
103postcore_initcall(omap4_l3_init);
104
828c707e 105#if defined(CONFIG_VIDEO_OMAP2) || defined(CONFIG_VIDEO_OMAP2_MODULE)
c40fae95 106
cfe2cde6 107static struct resource omap2cam_resources[] = {
c40fae95 108 {
828c707e
TL
109 .start = OMAP24XX_CAMERA_BASE,
110 .end = OMAP24XX_CAMERA_BASE + 0xfff,
111 .flags = IORESOURCE_MEM,
112 },
113 {
114 .start = INT_24XX_CAM_IRQ,
115 .flags = IORESOURCE_IRQ,
116 }
117};
118
cfe2cde6 119static struct platform_device omap2cam_device = {
828c707e
TL
120 .name = "omap24xxcam",
121 .id = -1,
cfe2cde6
SA
122 .num_resources = ARRAY_SIZE(omap2cam_resources),
123 .resource = omap2cam_resources,
828c707e 124};
a11f6706 125#endif
828c707e 126
1a51a0ce
OBC
127#if defined(CONFIG_IOMMU_API)
128
129#include <plat/iommu.h>
130
828c707e
TL
131static struct resource omap3isp_resources[] = {
132 {
133 .start = OMAP3430_ISP_BASE,
134 .end = OMAP3430_ISP_END,
135 .flags = IORESOURCE_MEM,
136 },
828c707e
TL
137 {
138 .start = OMAP3430_ISP_CCP2_BASE,
139 .end = OMAP3430_ISP_CCP2_END,
140 .flags = IORESOURCE_MEM,
141 },
142 {
143 .start = OMAP3430_ISP_CCDC_BASE,
144 .end = OMAP3430_ISP_CCDC_END,
145 .flags = IORESOURCE_MEM,
146 },
147 {
148 .start = OMAP3430_ISP_HIST_BASE,
149 .end = OMAP3430_ISP_HIST_END,
150 .flags = IORESOURCE_MEM,
151 },
152 {
153 .start = OMAP3430_ISP_H3A_BASE,
154 .end = OMAP3430_ISP_H3A_END,
155 .flags = IORESOURCE_MEM,
156 },
157 {
158 .start = OMAP3430_ISP_PREV_BASE,
159 .end = OMAP3430_ISP_PREV_END,
160 .flags = IORESOURCE_MEM,
161 },
162 {
163 .start = OMAP3430_ISP_RESZ_BASE,
164 .end = OMAP3430_ISP_RESZ_END,
165 .flags = IORESOURCE_MEM,
166 },
167 {
168 .start = OMAP3430_ISP_SBL_BASE,
169 .end = OMAP3430_ISP_SBL_END,
170 .flags = IORESOURCE_MEM,
171 },
172 {
6817a69a
TT
173 .start = OMAP3430_ISP_CSI2A_REGS1_BASE,
174 .end = OMAP3430_ISP_CSI2A_REGS1_END,
828c707e
TL
175 .flags = IORESOURCE_MEM,
176 },
177 {
6817a69a
TT
178 .start = OMAP3430_ISP_CSIPHY2_BASE,
179 .end = OMAP3430_ISP_CSIPHY2_END,
180 .flags = IORESOURCE_MEM,
181 },
182 {
183 .start = OMAP3630_ISP_CSI2A_REGS2_BASE,
184 .end = OMAP3630_ISP_CSI2A_REGS2_END,
828c707e
TL
185 .flags = IORESOURCE_MEM,
186 },
187 {
6817a69a
TT
188 .start = OMAP3630_ISP_CSI2C_REGS1_BASE,
189 .end = OMAP3630_ISP_CSI2C_REGS1_END,
190 .flags = IORESOURCE_MEM,
191 },
192 {
193 .start = OMAP3630_ISP_CSIPHY1_BASE,
194 .end = OMAP3630_ISP_CSIPHY1_END,
195 .flags = IORESOURCE_MEM,
196 },
197 {
198 .start = OMAP3630_ISP_CSI2C_REGS2_BASE,
199 .end = OMAP3630_ISP_CSI2C_REGS2_END,
828c707e
TL
200 .flags = IORESOURCE_MEM,
201 },
202 {
203 .start = INT_34XX_CAM_IRQ,
204 .flags = IORESOURCE_IRQ,
205 }
206};
207
208static struct platform_device omap3isp_device = {
209 .name = "omap3isp",
210 .id = -1,
211 .num_resources = ARRAY_SIZE(omap3isp_resources),
212 .resource = omap3isp_resources,
213};
214
c8eaab3b
OBC
215static struct omap_iommu_arch_data omap3_isp_iommu = {
216 .name = "isp",
217};
218
a11f6706 219int omap3_init_camera(struct isp_platform_data *pdata)
828c707e 220{
a11f6706 221 omap3isp_device.dev.platform_data = pdata;
c8eaab3b
OBC
222 omap3isp_device.dev.archdata.iommu = &omap3_isp_iommu;
223
a11f6706 224 return platform_device_register(&omap3isp_device);
828c707e 225}
828c707e 226
1a51a0ce
OBC
227#else /* !CONFIG_IOMMU_API */
228
229int omap3_init_camera(struct isp_platform_data *pdata)
230{
231 return 0;
232}
233
234#endif
235
828c707e
TL
236static inline void omap_init_camera(void)
237{
cfe2cde6
SA
238#if defined(CONFIG_VIDEO_OMAP2) || defined(CONFIG_VIDEO_OMAP2_MODULE)
239 if (cpu_is_omap24xx())
240 platform_device_register(&omap2cam_device);
828c707e 241#endif
cfe2cde6 242}
828c707e 243
59556765 244int __init omap4_keyboard_init(struct omap4_keypad_platform_data
f67df6c6 245 *sdp4430_keypad_data, struct omap_board_data *bdata)
59556765 246{
3528c58e 247 struct platform_device *pdev;
59556765
SR
248 struct omap_hwmod *oh;
249 struct omap4_keypad_platform_data *keypad_data;
250 unsigned int id = -1;
251 char *oh_name = "kbd";
252 char *name = "omap4-keypad";
253
254 oh = omap_hwmod_lookup(oh_name);
255 if (!oh) {
256 pr_err("Could not look up %s\n", oh_name);
257 return -ENODEV;
258 }
259
260 keypad_data = sdp4430_keypad_data;
261
3528c58e 262 pdev = omap_device_build(name, id, oh, keypad_data,
f718e2c0 263 sizeof(struct omap4_keypad_platform_data), NULL, 0, 0);
59556765 264
3528c58e 265 if (IS_ERR(pdev)) {
25985edc 266 WARN(1, "Can't build omap_device for %s:%s.\n",
59556765 267 name, oh->name);
3528c58e 268 return PTR_ERR(pdev);
59556765 269 }
f67df6c6 270 oh->mux = omap_hwmod_mux_init(bdata->pads, bdata->pads_cnt);
59556765
SR
271
272 return 0;
273}
274
6c20a683 275#if defined(CONFIG_OMAP_MBOX_FWK) || defined(CONFIG_OMAP_MBOX_FWK_MODULE)
9cf793f9 276static inline void __init omap_init_mbox(void)
c40fae95 277{
69dbf857 278 struct omap_hwmod *oh;
3528c58e 279 struct platform_device *pdev;
69dbf857
FC
280
281 oh = omap_hwmod_lookup("mailbox");
282 if (!oh) {
283 pr_err("%s: unable to find hwmod\n", __func__);
6c20a683
HD
284 return;
285 }
69dbf857 286
f718e2c0 287 pdev = omap_device_build("omap-mailbox", -1, oh, NULL, 0, NULL, 0, 0);
3528c58e
KH
288 WARN(IS_ERR(pdev), "%s: could not build device, err %ld\n",
289 __func__, PTR_ERR(pdev));
c40fae95
TL
290}
291#else
292static inline void omap_init_mbox(void) { }
6c20a683 293#endif /* CONFIG_OMAP_MBOX_FWK */
c40fae95 294
9b6553cd 295static inline void omap_init_sti(void) {}
9b6553cd 296
f0fba2ad
LG
297#if defined(CONFIG_SND_SOC) || defined(CONFIG_SND_SOC_MODULE)
298
299static struct platform_device omap_pcm = {
300 .name = "omap-pcm-audio",
301 .id = -1,
302};
303
f0fba2ad
LG
304static void omap_init_audio(void)
305{
f0fba2ad
LG
306 platform_device_register(&omap_pcm);
307}
308
309#else
310static inline void omap_init_audio(void) {}
311#endif
312
d231f5cb
PU
313#if defined(CONFIG_SND_OMAP_SOC_MCPDM) || \
314 defined(CONFIG_SND_OMAP_SOC_MCPDM_MODULE)
315
9cf793f9 316static void __init omap_init_mcpdm(void)
d231f5cb
PU
317{
318 struct omap_hwmod *oh;
927dbbb2 319 struct platform_device *pdev;
d231f5cb
PU
320
321 oh = omap_hwmod_lookup("mcpdm");
322 if (!oh) {
323 printk(KERN_ERR "Could not look up mcpdm hw_mod\n");
324 return;
325 }
326
927dbbb2
PU
327 pdev = omap_device_build("omap-mcpdm", -1, oh, NULL, 0, NULL, 0, 0);
328 WARN(IS_ERR(pdev), "Can't build omap_device for omap-mcpdm.\n");
d231f5cb
PU
329}
330#else
331static inline void omap_init_mcpdm(void) {}
332#endif
333
de9eb097
PU
334#if defined(CONFIG_SND_OMAP_SOC_DMIC) || \
335 defined(CONFIG_SND_OMAP_SOC_DMIC_MODULE)
336
9cf793f9 337static void __init omap_init_dmic(void)
de9eb097
PU
338{
339 struct omap_hwmod *oh;
340 struct platform_device *pdev;
341
342 oh = omap_hwmod_lookup("dmic");
343 if (!oh) {
344 printk(KERN_ERR "Could not look up mcpdm hw_mod\n");
345 return;
346 }
347
348 pdev = omap_device_build("omap-dmic", -1, oh, NULL, 0, NULL, 0, 0);
349 WARN(IS_ERR(pdev), "Can't build omap_device for omap-dmic.\n");
350}
351#else
352static inline void omap_init_dmic(void) {}
353#endif
354
5eeec215
RN
355#if defined(CONFIG_SND_OMAP_SOC_OMAP_HDMI) || \
356 defined(CONFIG_SND_OMAP_SOC_OMAP_HDMI_MODULE)
357
358static struct platform_device omap_hdmi_audio = {
359 .name = "omap-hdmi-audio",
360 .id = -1,
361};
362
363static void __init omap_init_hdmi_audio(void)
364{
365 struct omap_hwmod *oh;
366 struct platform_device *pdev;
367
368 oh = omap_hwmod_lookup("dss_hdmi");
369 if (!oh) {
370 printk(KERN_ERR "Could not look up dss_hdmi hw_mod\n");
371 return;
372 }
373
374 pdev = omap_device_build("omap-hdmi-audio-dai",
375 -1, oh, NULL, 0, NULL, 0, 0);
376 WARN(IS_ERR(pdev),
377 "Can't build omap_device for omap-hdmi-audio-dai.\n");
378
379 platform_device_register(&omap_hdmi_audio);
380}
381#else
382static inline void omap_init_hdmi_audio(void) {}
383#endif
384
646e3ed1 385#if defined(CONFIG_SPI_OMAP24XX) || defined(CONFIG_SPI_OMAP24XX_MODULE)
ed7eb9d9 386
ce491cf8 387#include <plat/mcspi.h>
ed7eb9d9 388
9cf793f9 389static int __init omap_mcspi_init(struct omap_hwmod *oh, void *unused)
af41a12f 390{
3528c58e 391 struct platform_device *pdev;
1a5d8190
C
392 char *name = "omap2_mcspi";
393 struct omap2_mcspi_platform_config *pdata;
394 static int spi_num;
395 struct omap2_mcspi_dev_attr *mcspi_attrib = oh->dev_attr;
396
397 pdata = kzalloc(sizeof(*pdata), GFP_KERNEL);
398 if (!pdata) {
399 pr_err("Memory allocation for McSPI device failed\n");
400 return -ENOMEM;
401 }
af41a12f 402
1a5d8190
C
403 pdata->num_cs = mcspi_attrib->num_chipselect;
404 switch (oh->class->rev) {
405 case OMAP2_MCSPI_REV:
406 case OMAP3_MCSPI_REV:
407 pdata->regs_offset = 0;
408 break;
409 case OMAP4_MCSPI_REV:
410 pdata->regs_offset = OMAP4_MCSPI_REG_OFFSET;
411 break;
412 default:
413 pr_err("Invalid McSPI Revision value\n");
e0feca89 414 kfree(pdata);
1a5d8190
C
415 return -EINVAL;
416 }
af41a12f 417
1a5d8190 418 spi_num++;
3528c58e 419 pdev = omap_device_build(name, spi_num, oh, pdata,
f718e2c0 420 sizeof(*pdata), NULL, 0, 0);
3528c58e 421 WARN(IS_ERR(pdev), "Can't build omap_device for %s:%s\n",
1a5d8190
C
422 name, oh->name);
423 kfree(pdata);
424 return 0;
af41a12f 425}
af41a12f
TL
426
427static void omap_init_mcspi(void)
428{
1a5d8190 429 omap_hwmod_for_each_by_class("mcspi", omap_mcspi_init, NULL);
ed7eb9d9
JY
430}
431
432#else
433static inline void omap_init_mcspi(void) {}
434#endif
435
88341334
WD
436static struct resource omap2_pmu_resource = {
437 .start = 3,
438 .end = 3,
439 .flags = IORESOURCE_IRQ,
440};
441
442static struct resource omap3_pmu_resource = {
443 .start = INT_34XX_BENCH_MPU_EMUL,
444 .end = INT_34XX_BENCH_MPU_EMUL,
445 .flags = IORESOURCE_IRQ,
446};
447
448static struct platform_device omap_pmu_device = {
449 .name = "arm-pmu",
450 .id = ARM_PMU_DEVICE_CPU,
451 .num_resources = 1,
452};
453
454static void omap_init_pmu(void)
455{
456 if (cpu_is_omap24xx())
457 omap_pmu_device.resource = &omap2_pmu_resource;
458 else if (cpu_is_omap34xx())
459 omap_pmu_device.resource = &omap3_pmu_resource;
460 else
461 return;
462
463 platform_device_register(&omap_pmu_device);
464}
465
466
ee5500c4
DK
467#if defined(CONFIG_CRYPTO_DEV_OMAP_SHAM) || defined(CONFIG_CRYPTO_DEV_OMAP_SHAM_MODULE)
468
edc774ed 469#ifdef CONFIG_ARCH_OMAP2
ee5500c4 470static struct resource omap2_sham_resources[] = {
646e3ed1
TL
471 {
472 .start = OMAP24XX_SEC_SHA1MD5_BASE,
473 .end = OMAP24XX_SEC_SHA1MD5_BASE + 0x64,
474 .flags = IORESOURCE_MEM,
475 },
476 {
477 .start = INT_24XX_SHA1MD5,
478 .flags = IORESOURCE_IRQ,
479 }
480};
ee5500c4
DK
481static int omap2_sham_resources_sz = ARRAY_SIZE(omap2_sham_resources);
482#else
483#define omap2_sham_resources NULL
484#define omap2_sham_resources_sz 0
485#endif
646e3ed1 486
edc774ed 487#ifdef CONFIG_ARCH_OMAP3
ee5500c4
DK
488static struct resource omap3_sham_resources[] = {
489 {
490 .start = OMAP34XX_SEC_SHA1MD5_BASE,
491 .end = OMAP34XX_SEC_SHA1MD5_BASE + 0x64,
492 .flags = IORESOURCE_MEM,
493 },
494 {
495 .start = INT_34XX_SHA1MD52_IRQ,
496 .flags = IORESOURCE_IRQ,
497 },
498 {
499 .start = OMAP34XX_DMA_SHA1MD5_RX,
500 .flags = IORESOURCE_DMA,
501 }
502};
503static int omap3_sham_resources_sz = ARRAY_SIZE(omap3_sham_resources);
504#else
505#define omap3_sham_resources NULL
506#define omap3_sham_resources_sz 0
507#endif
508
509static struct platform_device sham_device = {
510 .name = "omap-sham",
646e3ed1 511 .id = -1,
646e3ed1
TL
512};
513
ee5500c4 514static void omap_init_sham(void)
646e3ed1 515{
ee5500c4
DK
516 if (cpu_is_omap24xx()) {
517 sham_device.resource = omap2_sham_resources;
518 sham_device.num_resources = omap2_sham_resources_sz;
519 } else if (cpu_is_omap34xx()) {
520 sham_device.resource = omap3_sham_resources;
521 sham_device.num_resources = omap3_sham_resources_sz;
522 } else {
523 pr_err("%s: platform not supported\n", __func__);
524 return;
525 }
526 platform_device_register(&sham_device);
646e3ed1
TL
527}
528#else
ee5500c4 529static inline void omap_init_sham(void) { }
646e3ed1
TL
530#endif
531
b744c679
DK
532#if defined(CONFIG_CRYPTO_DEV_OMAP_AES) || defined(CONFIG_CRYPTO_DEV_OMAP_AES_MODULE)
533
82a0c149 534#ifdef CONFIG_ARCH_OMAP2
b744c679
DK
535static struct resource omap2_aes_resources[] = {
536 {
537 .start = OMAP24XX_SEC_AES_BASE,
538 .end = OMAP24XX_SEC_AES_BASE + 0x4C,
539 .flags = IORESOURCE_MEM,
540 },
541 {
542 .start = OMAP24XX_DMA_AES_TX,
543 .flags = IORESOURCE_DMA,
544 },
545 {
546 .start = OMAP24XX_DMA_AES_RX,
547 .flags = IORESOURCE_DMA,
548 }
549};
550static int omap2_aes_resources_sz = ARRAY_SIZE(omap2_aes_resources);
551#else
552#define omap2_aes_resources NULL
553#define omap2_aes_resources_sz 0
554#endif
555
82a0c149 556#ifdef CONFIG_ARCH_OMAP3
b744c679
DK
557static struct resource omap3_aes_resources[] = {
558 {
559 .start = OMAP34XX_SEC_AES_BASE,
560 .end = OMAP34XX_SEC_AES_BASE + 0x4C,
561 .flags = IORESOURCE_MEM,
562 },
563 {
564 .start = OMAP34XX_DMA_AES2_TX,
565 .flags = IORESOURCE_DMA,
566 },
567 {
568 .start = OMAP34XX_DMA_AES2_RX,
569 .flags = IORESOURCE_DMA,
570 }
571};
572static int omap3_aes_resources_sz = ARRAY_SIZE(omap3_aes_resources);
573#else
574#define omap3_aes_resources NULL
575#define omap3_aes_resources_sz 0
576#endif
577
578static struct platform_device aes_device = {
579 .name = "omap-aes",
580 .id = -1,
581};
582
583static void omap_init_aes(void)
584{
585 if (cpu_is_omap24xx()) {
586 aes_device.resource = omap2_aes_resources;
587 aes_device.num_resources = omap2_aes_resources_sz;
588 } else if (cpu_is_omap34xx()) {
589 aes_device.resource = omap3_aes_resources;
590 aes_device.num_resources = omap3_aes_resources_sz;
591 } else {
592 pr_err("%s: platform not supported\n", __func__);
593 return;
594 }
595 platform_device_register(&aes_device);
596}
597
598#else
599static inline void omap_init_aes(void) { }
600#endif
601
d8874665
TL
602/*-------------------------------------------------------------------------*/
603
b227358d
VH
604#if defined(CONFIG_VIDEO_OMAP2_VOUT) || \
605 defined(CONFIG_VIDEO_OMAP2_VOUT_MODULE)
606#if defined(CONFIG_FB_OMAP2) || defined(CONFIG_FB_OMAP2_MODULE)
607static struct resource omap_vout_resource[3 - CONFIG_FB_OMAP2_NUM_FBS] = {
608};
609#else
610static struct resource omap_vout_resource[2] = {
611};
612#endif
613
614static struct platform_device omap_vout_device = {
615 .name = "omap_vout",
616 .num_resources = ARRAY_SIZE(omap_vout_resource),
617 .resource = &omap_vout_resource[0],
618 .id = -1,
619};
620static void omap_init_vout(void)
621{
622 if (platform_device_register(&omap_vout_device) < 0)
623 printk(KERN_ERR "Unable to register OMAP-VOUT device\n");
624}
625#else
626static inline void omap_init_vout(void) {}
627#endif
628
1dbae815
TL
629/*-------------------------------------------------------------------------*/
630
631static int __init omap2_init_devices(void)
632{
81fbc5ef
PW
633 /*
634 * please keep these calls, and their implementations above,
1dbae815
TL
635 * in alphabetical order so they're easier to sort through.
636 */
f0fba2ad 637 omap_init_audio();
828c707e 638 omap_init_camera();
5eeec215 639 omap_init_hdmi_audio();
c40fae95 640 omap_init_mbox();
efcf1e50 641 /* If dtb is there, the devices will be created dynamically */
259bd6ce
PU
642 if (!of_have_populated_dt()) {
643 omap_init_dmic();
4b21ffcf 644 omap_init_mcpdm();
efcf1e50 645 omap_init_mcspi();
259bd6ce 646 }
88341334 647 omap_init_pmu();
9b6553cd 648 omap_init_sti();
ee5500c4 649 omap_init_sham();
b744c679 650 omap_init_aes();
b227358d 651 omap_init_vout();
1dbae815
TL
652
653 return 0;
654}
655arch_initcall(omap2_init_devices);
f2ce6231
VC
656
657#if defined(CONFIG_OMAP_WATCHDOG) || defined(CONFIG_OMAP_WATCHDOG_MODULE)
f2ce6231
VC
658static int __init omap_init_wdt(void)
659{
660 int id = -1;
3528c58e 661 struct platform_device *pdev;
f2ce6231
VC
662 struct omap_hwmod *oh;
663 char *oh_name = "wd_timer2";
664 char *dev_name = "omap_wdt";
665
6e152231 666 if (!cpu_class_is_omap2() || of_have_populated_dt())
f2ce6231
VC
667 return 0;
668
669 oh = omap_hwmod_lookup(oh_name);
670 if (!oh) {
671 pr_err("Could not look up wd_timer%d hwmod\n", id);
672 return -EINVAL;
673 }
674
f718e2c0 675 pdev = omap_device_build(dev_name, id, oh, NULL, 0, NULL, 0, 0);
3528c58e 676 WARN(IS_ERR(pdev), "Can't build omap_device for %s:%s.\n",
f2ce6231
VC
677 dev_name, oh->name);
678 return 0;
679}
680subsys_initcall(omap_init_wdt);
681#endif
This page took 0.69506 seconds and 5 git commands to generate.