Commit | Line | Data |
---|---|---|
1dbae815 TL |
1 | /* |
2 | * linux/arch/arm/mach-omap2/mux.c | |
3 | * | |
112485e9 | 4 | * OMAP2, OMAP3 and OMAP4 pin multiplexing configurations |
1dbae815 | 5 | * |
112485e9 | 6 | * Copyright (C) 2004 - 2010 Texas Instruments Inc. |
9330899e | 7 | * Copyright (C) 2003 - 2008 Nokia Corporation |
1dbae815 | 8 | * |
9330899e | 9 | * Written by Tony Lindgren |
1dbae815 TL |
10 | * |
11 | * This program is free software; you can redistribute it and/or modify | |
12 | * it under the terms of the GNU General Public License as published by | |
13 | * the Free Software Foundation; either version 2 of the License, or | |
14 | * (at your option) any later version. | |
15 | * | |
16 | * This program is distributed in the hope that it will be useful, | |
17 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
18 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
19 | * GNU General Public License for more details. | |
20 | * | |
21 | * You should have received a copy of the GNU General Public License | |
22 | * along with this program; if not, write to the Free Software | |
23 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
24 | * | |
25 | */ | |
4814ced5 | 26 | #include <linux/kernel.h> |
1dbae815 | 27 | #include <linux/init.h> |
fced80c7 | 28 | #include <linux/io.h> |
15ac7afe | 29 | #include <linux/list.h> |
4814ced5 | 30 | #include <linux/slab.h> |
4b715efc TL |
31 | #include <linux/ctype.h> |
32 | #include <linux/debugfs.h> | |
33 | #include <linux/seq_file.h> | |
34 | #include <linux/uaccess.h> | |
13a3fe52 TK |
35 | #include <linux/irq.h> |
36 | #include <linux/interrupt.h> | |
1dbae815 | 37 | |
fced80c7 | 38 | |
2a296c8f | 39 | #include "omap_hwmod.h" |
9796b323 | 40 | |
4814ced5 | 41 | #include "control.h" |
15ac7afe | 42 | #include "mux.h" |
13a3fe52 | 43 | #include "prm.h" |
65e25976 | 44 | #include "common.h" |
1dbae815 | 45 | |
92c9f501 MR |
46 | #define OMAP_MUX_BASE_OFFSET 0x30 /* Offset from CTRL_BASE */ |
47 | #define OMAP_MUX_BASE_SZ 0x5ca | |
48 | ||
15ac7afe TL |
49 | struct omap_mux_entry { |
50 | struct omap_mux mux; | |
51 | struct list_head node; | |
52 | }; | |
53 | ||
112485e9 BC |
54 | static LIST_HEAD(mux_partitions); |
55 | static DEFINE_MUTEX(muxmode_mutex); | |
56 | ||
57 | struct omap_mux_partition *omap_mux_get(const char *name) | |
58 | { | |
59 | struct omap_mux_partition *partition; | |
60 | ||
61 | list_for_each_entry(partition, &mux_partitions, node) { | |
62 | if (!strcmp(name, partition->name)) | |
63 | return partition; | |
64 | } | |
92c9f501 | 65 | |
112485e9 BC |
66 | return NULL; |
67 | } | |
68 | ||
69 | u16 omap_mux_read(struct omap_mux_partition *partition, u16 reg) | |
92c9f501 | 70 | { |
112485e9 BC |
71 | if (partition->flags & OMAP_MUX_REG_8BIT) |
72 | return __raw_readb(partition->base + reg); | |
92c9f501 | 73 | else |
112485e9 | 74 | return __raw_readw(partition->base + reg); |
92c9f501 MR |
75 | } |
76 | ||
112485e9 BC |
77 | void omap_mux_write(struct omap_mux_partition *partition, u16 val, |
78 | u16 reg) | |
92c9f501 | 79 | { |
112485e9 BC |
80 | if (partition->flags & OMAP_MUX_REG_8BIT) |
81 | __raw_writeb(val, partition->base + reg); | |
92c9f501 | 82 | else |
112485e9 | 83 | __raw_writew(val, partition->base + reg); |
92c9f501 | 84 | } |
7d7f665d | 85 | |
112485e9 BC |
86 | void omap_mux_write_array(struct omap_mux_partition *partition, |
87 | struct omap_board_mux *board_mux) | |
d4bb72e5 | 88 | { |
d4ff6121 CC |
89 | if (!board_mux) |
90 | return; | |
91 | ||
112485e9 BC |
92 | while (board_mux->reg_offset != OMAP_MUX_TERMINATOR) { |
93 | omap_mux_write(partition, board_mux->value, | |
94 | board_mux->reg_offset); | |
d4bb72e5 TL |
95 | board_mux++; |
96 | } | |
97 | } | |
98 | ||
15ac7afe TL |
99 | #ifdef CONFIG_OMAP_MUX |
100 | ||
101 | static char *omap_mux_options; | |
102 | ||
d1589f09 TL |
103 | static int __init _omap_mux_init_gpio(struct omap_mux_partition *partition, |
104 | int gpio, int val) | |
15ac7afe TL |
105 | { |
106 | struct omap_mux_entry *e; | |
ca828760 | 107 | struct omap_mux *gpio_mux = NULL; |
8a6f7e14 GI |
108 | u16 old_mode; |
109 | u16 mux_mode; | |
15ac7afe | 110 | int found = 0; |
112485e9 | 111 | struct list_head *muxmodes = &partition->muxmodes; |
15ac7afe TL |
112 | |
113 | if (!gpio) | |
114 | return -EINVAL; | |
115 | ||
112485e9 | 116 | list_for_each_entry(e, muxmodes, node) { |
15ac7afe TL |
117 | struct omap_mux *m = &e->mux; |
118 | if (gpio == m->gpio) { | |
8a6f7e14 | 119 | gpio_mux = m; |
15ac7afe TL |
120 | found++; |
121 | } | |
122 | } | |
123 | ||
8a6f7e14 | 124 | if (found == 0) { |
032a6424 | 125 | pr_err("%s: Could not set gpio%i\n", __func__, gpio); |
8a6f7e14 GI |
126 | return -ENODEV; |
127 | } | |
15ac7afe TL |
128 | |
129 | if (found > 1) { | |
032a6424 | 130 | pr_info("%s: Multiple gpio paths (%d) for gpio%i\n", __func__, |
1cbb3a9a | 131 | found, gpio); |
15ac7afe TL |
132 | return -EINVAL; |
133 | } | |
134 | ||
112485e9 | 135 | old_mode = omap_mux_read(partition, gpio_mux->reg_offset); |
8a6f7e14 | 136 | mux_mode = val & ~(OMAP_MUX_NR_MODES - 1); |
112485e9 | 137 | if (partition->flags & OMAP_MUX_GPIO_IN_MODE3) |
8a6f7e14 GI |
138 | mux_mode |= OMAP_MUX_MODE3; |
139 | else | |
140 | mux_mode |= OMAP_MUX_MODE4; | |
032a6424 | 141 | pr_debug("%s: Setting signal %s.gpio%i 0x%04x -> 0x%04x\n", __func__, |
1cbb3a9a | 142 | gpio_mux->muxnames[0], gpio, old_mode, mux_mode); |
112485e9 | 143 | omap_mux_write(partition, mux_mode, gpio_mux->reg_offset); |
15ac7afe | 144 | |
8a6f7e14 | 145 | return 0; |
15ac7afe TL |
146 | } |
147 | ||
d1589f09 | 148 | int __init omap_mux_init_gpio(int gpio, int val) |
112485e9 BC |
149 | { |
150 | struct omap_mux_partition *partition; | |
151 | int ret; | |
152 | ||
153 | list_for_each_entry(partition, &mux_partitions, node) { | |
154 | ret = _omap_mux_init_gpio(partition, gpio, val); | |
155 | if (!ret) | |
156 | return ret; | |
157 | } | |
158 | ||
159 | return -ENODEV; | |
160 | } | |
161 | ||
d1589f09 TL |
162 | static int __init _omap_mux_get_by_name(struct omap_mux_partition *partition, |
163 | const char *muxname, | |
164 | struct omap_mux **found_mux) | |
15ac7afe | 165 | { |
8419fdba | 166 | struct omap_mux *mux = NULL; |
15ac7afe | 167 | struct omap_mux_entry *e; |
5a3b2f7a | 168 | const char *mode_name; |
afb7d709 | 169 | int found = 0, found_mode = 0, mode0_len = 0; |
112485e9 | 170 | struct list_head *muxmodes = &partition->muxmodes; |
15ac7afe TL |
171 | |
172 | mode_name = strchr(muxname, '.'); | |
173 | if (mode_name) { | |
5a3b2f7a | 174 | mode0_len = strlen(muxname) - strlen(mode_name); |
15ac7afe | 175 | mode_name++; |
15ac7afe TL |
176 | } else { |
177 | mode_name = muxname; | |
178 | } | |
179 | ||
112485e9 | 180 | list_for_each_entry(e, muxmodes, node) { |
8419fdba | 181 | char *m0_entry; |
15ac7afe TL |
182 | int i; |
183 | ||
8419fdba TL |
184 | mux = &e->mux; |
185 | m0_entry = mux->muxnames[0]; | |
186 | ||
5a3b2f7a TL |
187 | /* First check for full name in mode0.muxmode format */ |
188 | if (mode0_len && strncmp(muxname, m0_entry, mode0_len)) | |
15ac7afe TL |
189 | continue; |
190 | ||
5a3b2f7a | 191 | /* Then check for muxmode only */ |
15ac7afe | 192 | for (i = 0; i < OMAP_MUX_NR_MODES; i++) { |
8419fdba | 193 | char *mode_cur = mux->muxnames[i]; |
15ac7afe TL |
194 | |
195 | if (!mode_cur) | |
196 | continue; | |
197 | ||
198 | if (!strcmp(mode_name, mode_cur)) { | |
8419fdba | 199 | *found_mux = mux; |
15ac7afe | 200 | found++; |
8419fdba | 201 | found_mode = i; |
15ac7afe TL |
202 | } |
203 | } | |
204 | } | |
205 | ||
8419fdba TL |
206 | if (found == 1) { |
207 | return found_mode; | |
208 | } | |
15ac7afe TL |
209 | |
210 | if (found > 1) { | |
032a6424 | 211 | pr_err("%s: Multiple signal paths (%i) for %s\n", __func__, |
1cbb3a9a | 212 | found, muxname); |
15ac7afe TL |
213 | return -EINVAL; |
214 | } | |
215 | ||
8419fdba | 216 | pr_err("%s: Could not find signal %s\n", __func__, muxname); |
15ac7afe TL |
217 | |
218 | return -ENODEV; | |
219 | } | |
220 | ||
91930652 | 221 | int __init omap_mux_get_by_name(const char *muxname, |
8419fdba TL |
222 | struct omap_mux_partition **found_partition, |
223 | struct omap_mux **found_mux) | |
112485e9 BC |
224 | { |
225 | struct omap_mux_partition *partition; | |
112485e9 BC |
226 | |
227 | list_for_each_entry(partition, &mux_partitions, node) { | |
8419fdba TL |
228 | struct omap_mux *mux = NULL; |
229 | int mux_mode = _omap_mux_get_by_name(partition, muxname, &mux); | |
230 | if (mux_mode < 0) | |
231 | continue; | |
232 | ||
233 | *found_partition = partition; | |
234 | *found_mux = mux; | |
235 | ||
236 | return mux_mode; | |
112485e9 BC |
237 | } |
238 | ||
239 | return -ENODEV; | |
8419fdba | 240 | } |
112485e9 | 241 | |
d1589f09 | 242 | int __init omap_mux_init_signal(const char *muxname, int val) |
8419fdba TL |
243 | { |
244 | struct omap_mux_partition *partition = NULL; | |
245 | struct omap_mux *mux = NULL; | |
246 | u16 old_mode; | |
247 | int mux_mode; | |
248 | ||
249 | mux_mode = omap_mux_get_by_name(muxname, &partition, &mux); | |
eeb3711b | 250 | if (mux_mode < 0 || !mux) |
8419fdba TL |
251 | return mux_mode; |
252 | ||
253 | old_mode = omap_mux_read(partition, mux->reg_offset); | |
254 | mux_mode |= val; | |
255 | pr_debug("%s: Setting signal %s 0x%04x -> 0x%04x\n", | |
256 | __func__, muxname, old_mode, mux_mode); | |
257 | omap_mux_write(partition, mux_mode, mux->reg_offset); | |
258 | ||
259 | return 0; | |
112485e9 BC |
260 | } |
261 | ||
9796b323 TL |
262 | struct omap_hwmod_mux_info * __init |
263 | omap_hwmod_mux_init(struct omap_device_pad *bpads, int nr_pads) | |
264 | { | |
265 | struct omap_hwmod_mux_info *hmux; | |
029268e4 | 266 | int i, nr_pads_dynamic = 0; |
9796b323 TL |
267 | |
268 | if (!bpads || nr_pads < 1) | |
269 | return NULL; | |
270 | ||
271 | hmux = kzalloc(sizeof(struct omap_hwmod_mux_info), GFP_KERNEL); | |
272 | if (!hmux) | |
273 | goto err1; | |
274 | ||
275 | hmux->nr_pads = nr_pads; | |
276 | ||
277 | hmux->pads = kzalloc(sizeof(struct omap_device_pad) * | |
278 | nr_pads, GFP_KERNEL); | |
279 | if (!hmux->pads) | |
280 | goto err2; | |
281 | ||
282 | for (i = 0; i < hmux->nr_pads; i++) { | |
283 | struct omap_mux_partition *partition; | |
284 | struct omap_device_pad *bpad = &bpads[i], *pad = &hmux->pads[i]; | |
285 | struct omap_mux *mux; | |
286 | int mux_mode; | |
287 | ||
288 | mux_mode = omap_mux_get_by_name(bpad->name, &partition, &mux); | |
289 | if (mux_mode < 0) | |
290 | goto err3; | |
291 | if (!pad->partition) | |
292 | pad->partition = partition; | |
293 | if (!pad->mux) | |
294 | pad->mux = mux; | |
295 | ||
296 | pad->name = kzalloc(strlen(bpad->name) + 1, GFP_KERNEL); | |
297 | if (!pad->name) { | |
298 | int j; | |
299 | ||
300 | for (j = i - 1; j >= 0; j--) | |
301 | kfree(hmux->pads[j].name); | |
302 | goto err3; | |
303 | } | |
304 | strcpy(pad->name, bpad->name); | |
305 | ||
306 | pad->flags = bpad->flags; | |
307 | pad->enable = bpad->enable; | |
308 | pad->idle = bpad->idle; | |
309 | pad->off = bpad->off; | |
029268e4 | 310 | |
96dc19fd PW |
311 | if (pad->flags & |
312 | (OMAP_DEVICE_PAD_REMUX | OMAP_DEVICE_PAD_WAKEUP)) | |
029268e4 TL |
313 | nr_pads_dynamic++; |
314 | ||
9796b323 TL |
315 | pr_debug("%s: Initialized %s\n", __func__, pad->name); |
316 | } | |
317 | ||
029268e4 TL |
318 | if (!nr_pads_dynamic) |
319 | return hmux; | |
320 | ||
321 | /* | |
322 | * Add pads that need dynamic muxing into a separate list | |
323 | */ | |
324 | ||
325 | hmux->nr_pads_dynamic = nr_pads_dynamic; | |
326 | hmux->pads_dynamic = kzalloc(sizeof(struct omap_device_pad *) * | |
327 | nr_pads_dynamic, GFP_KERNEL); | |
328 | if (!hmux->pads_dynamic) { | |
329 | pr_err("%s: Could not allocate dynamic pads\n", __func__); | |
330 | return hmux; | |
331 | } | |
332 | ||
333 | nr_pads_dynamic = 0; | |
334 | for (i = 0; i < hmux->nr_pads; i++) { | |
335 | struct omap_device_pad *pad = &hmux->pads[i]; | |
336 | ||
96dc19fd PW |
337 | if (pad->flags & |
338 | (OMAP_DEVICE_PAD_REMUX | OMAP_DEVICE_PAD_WAKEUP)) { | |
029268e4 TL |
339 | pr_debug("%s: pad %s tagged dynamic\n", |
340 | __func__, pad->name); | |
341 | hmux->pads_dynamic[nr_pads_dynamic] = pad; | |
342 | nr_pads_dynamic++; | |
343 | } | |
344 | } | |
345 | ||
9796b323 TL |
346 | return hmux; |
347 | ||
348 | err3: | |
349 | kfree(hmux->pads); | |
350 | err2: | |
351 | kfree(hmux); | |
352 | err1: | |
353 | pr_err("%s: Could not allocate device mux entry\n", __func__); | |
354 | ||
355 | return NULL; | |
356 | } | |
357 | ||
13a3fe52 TK |
358 | /** |
359 | * omap_hwmod_mux_scan_wakeups - omap hwmod scan wakeup pads | |
360 | * @hmux: Pads for a hwmod | |
361 | * @mpu_irqs: MPU irq array for a hwmod | |
362 | * | |
363 | * Scans the wakeup status of pads for a single hwmod. If an irq | |
364 | * array is defined for this mux, the parser will call the registered | |
365 | * ISRs for corresponding pads, otherwise the parser will stop at the | |
366 | * first wakeup active pad and return. Returns true if there is a | |
367 | * pending and non-served wakeup event for the mux, otherwise false. | |
368 | */ | |
369 | static bool omap_hwmod_mux_scan_wakeups(struct omap_hwmod_mux_info *hmux, | |
370 | struct omap_hwmod_irq_info *mpu_irqs) | |
371 | { | |
372 | int i, irq; | |
373 | unsigned int val; | |
374 | u32 handled_irqs = 0; | |
375 | ||
376 | for (i = 0; i < hmux->nr_pads_dynamic; i++) { | |
377 | struct omap_device_pad *pad = hmux->pads_dynamic[i]; | |
378 | ||
379 | if (!(pad->flags & OMAP_DEVICE_PAD_WAKEUP) || | |
380 | !(pad->idle & OMAP_WAKEUP_EN)) | |
381 | continue; | |
382 | ||
383 | val = omap_mux_read(pad->partition, pad->mux->reg_offset); | |
384 | if (!(val & OMAP_WAKEUP_EVENT)) | |
385 | continue; | |
386 | ||
387 | if (!hmux->irqs) | |
388 | return true; | |
389 | ||
390 | irq = hmux->irqs[i]; | |
391 | /* make sure we only handle each irq once */ | |
392 | if (handled_irqs & 1 << irq) | |
393 | continue; | |
394 | ||
395 | handled_irqs |= 1 << irq; | |
396 | ||
397 | generic_handle_irq(mpu_irqs[irq].irq); | |
398 | } | |
399 | ||
400 | return false; | |
401 | } | |
402 | ||
403 | /** | |
404 | * _omap_hwmod_mux_handle_irq - Process wakeup events for a single hwmod | |
405 | * | |
406 | * Checks a single hwmod for every wakeup capable pad to see if there is an | |
407 | * active wakeup event. If this is the case, call the corresponding ISR. | |
408 | */ | |
409 | static int _omap_hwmod_mux_handle_irq(struct omap_hwmod *oh, void *data) | |
410 | { | |
411 | if (!oh->mux || !oh->mux->enabled) | |
412 | return 0; | |
413 | if (omap_hwmod_mux_scan_wakeups(oh->mux, oh->mpu_irqs)) | |
414 | generic_handle_irq(oh->mpu_irqs[0].irq); | |
415 | return 0; | |
416 | } | |
417 | ||
418 | /** | |
419 | * omap_hwmod_mux_handle_irq - Process pad wakeup irqs. | |
420 | * | |
421 | * Calls a function for each registered omap_hwmod to check | |
422 | * pad wakeup statuses. | |
423 | */ | |
424 | static irqreturn_t omap_hwmod_mux_handle_irq(int irq, void *unused) | |
425 | { | |
426 | omap_hwmod_for_each(_omap_hwmod_mux_handle_irq, NULL); | |
427 | return IRQ_HANDLED; | |
428 | } | |
429 | ||
8d9af88f TL |
430 | /* Assumes the calling function takes care of locking */ |
431 | void omap_hwmod_mux(struct omap_hwmod_mux_info *hmux, u8 state) | |
432 | { | |
433 | int i; | |
434 | ||
029268e4 TL |
435 | /* Runtime idling of dynamic pads */ |
436 | if (state == _HWMOD_STATE_IDLE && hmux->enabled) { | |
437 | for (i = 0; i < hmux->nr_pads_dynamic; i++) { | |
438 | struct omap_device_pad *pad = hmux->pads_dynamic[i]; | |
439 | int val = -EINVAL; | |
440 | ||
029268e4 TL |
441 | val = pad->idle; |
442 | omap_mux_write(pad->partition, val, | |
443 | pad->mux->reg_offset); | |
444 | } | |
445 | ||
446 | return; | |
447 | } | |
448 | ||
449 | /* Runtime enabling of dynamic pads */ | |
86c79bf4 S |
450 | if ((state == _HWMOD_STATE_ENABLED) && hmux->pads_dynamic |
451 | && hmux->enabled) { | |
029268e4 TL |
452 | for (i = 0; i < hmux->nr_pads_dynamic; i++) { |
453 | struct omap_device_pad *pad = hmux->pads_dynamic[i]; | |
454 | int val = -EINVAL; | |
455 | ||
029268e4 TL |
456 | val = pad->enable; |
457 | omap_mux_write(pad->partition, val, | |
458 | pad->mux->reg_offset); | |
029268e4 TL |
459 | } |
460 | ||
86c79bf4 | 461 | return; |
029268e4 TL |
462 | } |
463 | ||
464 | /* Enabling or disabling of all pads */ | |
8d9af88f TL |
465 | for (i = 0; i < hmux->nr_pads; i++) { |
466 | struct omap_device_pad *pad = &hmux->pads[i]; | |
467 | int flags, val = -EINVAL; | |
468 | ||
469 | flags = pad->flags; | |
470 | ||
471 | switch (state) { | |
472 | case _HWMOD_STATE_ENABLED: | |
8d9af88f TL |
473 | val = pad->enable; |
474 | pr_debug("%s: Enabling %s %x\n", __func__, | |
475 | pad->name, val); | |
476 | break; | |
8d9af88f | 477 | case _HWMOD_STATE_DISABLED: |
8d9af88f TL |
478 | /* Use safe mode unless OMAP_DEVICE_PAD_REMUX */ |
479 | if (flags & OMAP_DEVICE_PAD_REMUX) | |
480 | val = pad->off; | |
481 | else | |
482 | val = OMAP_MUX_MODE7; | |
8d9af88f TL |
483 | pr_debug("%s: Disabling %s %x\n", __func__, |
484 | pad->name, val); | |
86c79bf4 S |
485 | break; |
486 | default: | |
487 | /* Nothing to be done */ | |
488 | break; | |
c09fcc43 | 489 | } |
8d9af88f TL |
490 | |
491 | if (val >= 0) { | |
492 | omap_mux_write(pad->partition, val, | |
493 | pad->mux->reg_offset); | |
494 | pad->flags = flags; | |
495 | } | |
496 | } | |
029268e4 TL |
497 | |
498 | if (state == _HWMOD_STATE_ENABLED) | |
499 | hmux->enabled = true; | |
500 | else | |
501 | hmux->enabled = false; | |
8d9af88f TL |
502 | } |
503 | ||
4b715efc TL |
504 | #ifdef CONFIG_DEBUG_FS |
505 | ||
506 | #define OMAP_MUX_MAX_NR_FLAGS 10 | |
507 | #define OMAP_MUX_TEST_FLAG(val, mask) \ | |
508 | if (((val) & (mask)) == (mask)) { \ | |
509 | i++; \ | |
510 | flags[i] = #mask; \ | |
511 | } | |
512 | ||
513 | /* REVISIT: Add checking for non-optimal mux settings */ | |
514 | static inline void omap_mux_decode(struct seq_file *s, u16 val) | |
515 | { | |
516 | char *flags[OMAP_MUX_MAX_NR_FLAGS]; | |
78737ae1 | 517 | char mode[sizeof("OMAP_MUX_MODE") + 1]; |
4b715efc TL |
518 | int i = -1; |
519 | ||
520 | sprintf(mode, "OMAP_MUX_MODE%d", val & 0x7); | |
521 | i++; | |
522 | flags[i] = mode; | |
523 | ||
524 | OMAP_MUX_TEST_FLAG(val, OMAP_PIN_OFF_WAKEUPENABLE); | |
525 | if (val & OMAP_OFF_EN) { | |
526 | if (!(val & OMAP_OFFOUT_EN)) { | |
527 | if (!(val & OMAP_OFF_PULL_UP)) { | |
528 | OMAP_MUX_TEST_FLAG(val, | |
529 | OMAP_PIN_OFF_INPUT_PULLDOWN); | |
530 | } else { | |
531 | OMAP_MUX_TEST_FLAG(val, | |
532 | OMAP_PIN_OFF_INPUT_PULLUP); | |
533 | } | |
534 | } else { | |
535 | if (!(val & OMAP_OFFOUT_VAL)) { | |
536 | OMAP_MUX_TEST_FLAG(val, | |
537 | OMAP_PIN_OFF_OUTPUT_LOW); | |
538 | } else { | |
539 | OMAP_MUX_TEST_FLAG(val, | |
540 | OMAP_PIN_OFF_OUTPUT_HIGH); | |
541 | } | |
542 | } | |
543 | } | |
544 | ||
545 | if (val & OMAP_INPUT_EN) { | |
546 | if (val & OMAP_PULL_ENA) { | |
547 | if (!(val & OMAP_PULL_UP)) { | |
548 | OMAP_MUX_TEST_FLAG(val, | |
549 | OMAP_PIN_INPUT_PULLDOWN); | |
550 | } else { | |
551 | OMAP_MUX_TEST_FLAG(val, OMAP_PIN_INPUT_PULLUP); | |
552 | } | |
553 | } else { | |
554 | OMAP_MUX_TEST_FLAG(val, OMAP_PIN_INPUT); | |
555 | } | |
556 | } else { | |
557 | i++; | |
558 | flags[i] = "OMAP_PIN_OUTPUT"; | |
559 | } | |
560 | ||
561 | do { | |
562 | seq_printf(s, "%s", flags[i]); | |
563 | if (i > 0) | |
564 | seq_printf(s, " | "); | |
565 | } while (i-- > 0); | |
566 | } | |
567 | ||
112485e9 | 568 | #define OMAP_MUX_DEFNAME_LEN 32 |
4b715efc TL |
569 | |
570 | static int omap_mux_dbg_board_show(struct seq_file *s, void *unused) | |
571 | { | |
112485e9 | 572 | struct omap_mux_partition *partition = s->private; |
4b715efc | 573 | struct omap_mux_entry *e; |
112485e9 | 574 | u8 omap_gen = omap_rev() >> 28; |
4b715efc | 575 | |
112485e9 | 576 | list_for_each_entry(e, &partition->muxmodes, node) { |
4b715efc TL |
577 | struct omap_mux *m = &e->mux; |
578 | char m0_def[OMAP_MUX_DEFNAME_LEN]; | |
579 | char *m0_name = m->muxnames[0]; | |
580 | u16 val; | |
581 | int i, mode; | |
582 | ||
583 | if (!m0_name) | |
584 | continue; | |
585 | ||
78737ae1 | 586 | /* REVISIT: Needs to be updated if mode0 names get longer */ |
4b715efc TL |
587 | for (i = 0; i < OMAP_MUX_DEFNAME_LEN; i++) { |
588 | if (m0_name[i] == '\0') { | |
589 | m0_def[i] = m0_name[i]; | |
590 | break; | |
591 | } | |
592 | m0_def[i] = toupper(m0_name[i]); | |
593 | } | |
112485e9 | 594 | val = omap_mux_read(partition, m->reg_offset); |
4b715efc | 595 | mode = val & OMAP_MUX_MODE7; |
112485e9 BC |
596 | if (mode != 0) |
597 | seq_printf(s, "/* %s */\n", m->muxnames[mode]); | |
598 | ||
599 | /* | |
25985edc | 600 | * XXX: Might be revisited to support differences across |
112485e9 BC |
601 | * same OMAP generation. |
602 | */ | |
603 | seq_printf(s, "OMAP%d_MUX(%s, ", omap_gen, m0_def); | |
4b715efc TL |
604 | omap_mux_decode(s, val); |
605 | seq_printf(s, "),\n"); | |
606 | } | |
607 | ||
608 | return 0; | |
609 | } | |
610 | ||
611 | static int omap_mux_dbg_board_open(struct inode *inode, struct file *file) | |
612 | { | |
112485e9 | 613 | return single_open(file, omap_mux_dbg_board_show, inode->i_private); |
4b715efc TL |
614 | } |
615 | ||
616 | static const struct file_operations omap_mux_dbg_board_fops = { | |
617 | .open = omap_mux_dbg_board_open, | |
618 | .read = seq_read, | |
619 | .llseek = seq_lseek, | |
620 | .release = single_release, | |
621 | }; | |
622 | ||
112485e9 BC |
623 | static struct omap_mux_partition *omap_mux_get_partition(struct omap_mux *mux) |
624 | { | |
625 | struct omap_mux_partition *partition; | |
626 | ||
627 | list_for_each_entry(partition, &mux_partitions, node) { | |
628 | struct list_head *muxmodes = &partition->muxmodes; | |
629 | struct omap_mux_entry *e; | |
630 | ||
631 | list_for_each_entry(e, muxmodes, node) { | |
632 | struct omap_mux *m = &e->mux; | |
633 | ||
634 | if (m == mux) | |
635 | return partition; | |
636 | } | |
637 | } | |
638 | ||
639 | return NULL; | |
640 | } | |
641 | ||
4b715efc TL |
642 | static int omap_mux_dbg_signal_show(struct seq_file *s, void *unused) |
643 | { | |
644 | struct omap_mux *m = s->private; | |
112485e9 | 645 | struct omap_mux_partition *partition; |
4b715efc TL |
646 | const char *none = "NA"; |
647 | u16 val; | |
648 | int mode; | |
649 | ||
112485e9 BC |
650 | partition = omap_mux_get_partition(m); |
651 | if (!partition) | |
652 | return 0; | |
653 | ||
654 | val = omap_mux_read(partition, m->reg_offset); | |
4b715efc TL |
655 | mode = val & OMAP_MUX_MODE7; |
656 | ||
112485e9 | 657 | seq_printf(s, "name: %s.%s (0x%08x/0x%03x = 0x%04x), b %s, t %s\n", |
4b715efc | 658 | m->muxnames[0], m->muxnames[mode], |
112485e9 | 659 | partition->phys + m->reg_offset, m->reg_offset, val, |
4b715efc TL |
660 | m->balls[0] ? m->balls[0] : none, |
661 | m->balls[1] ? m->balls[1] : none); | |
662 | seq_printf(s, "mode: "); | |
663 | omap_mux_decode(s, val); | |
664 | seq_printf(s, "\n"); | |
665 | seq_printf(s, "signals: %s | %s | %s | %s | %s | %s | %s | %s\n", | |
666 | m->muxnames[0] ? m->muxnames[0] : none, | |
667 | m->muxnames[1] ? m->muxnames[1] : none, | |
668 | m->muxnames[2] ? m->muxnames[2] : none, | |
669 | m->muxnames[3] ? m->muxnames[3] : none, | |
670 | m->muxnames[4] ? m->muxnames[4] : none, | |
671 | m->muxnames[5] ? m->muxnames[5] : none, | |
672 | m->muxnames[6] ? m->muxnames[6] : none, | |
673 | m->muxnames[7] ? m->muxnames[7] : none); | |
674 | ||
675 | return 0; | |
676 | } | |
677 | ||
678 | #define OMAP_MUX_MAX_ARG_CHAR 7 | |
679 | ||
680 | static ssize_t omap_mux_dbg_signal_write(struct file *file, | |
112485e9 BC |
681 | const char __user *user_buf, |
682 | size_t count, loff_t *ppos) | |
4b715efc TL |
683 | { |
684 | char buf[OMAP_MUX_MAX_ARG_CHAR]; | |
685 | struct seq_file *seqf; | |
686 | struct omap_mux *m; | |
687 | unsigned long val; | |
688 | int buf_size, ret; | |
112485e9 | 689 | struct omap_mux_partition *partition; |
4b715efc TL |
690 | |
691 | if (count > OMAP_MUX_MAX_ARG_CHAR) | |
692 | return -EINVAL; | |
693 | ||
694 | memset(buf, 0, sizeof(buf)); | |
695 | buf_size = min(count, sizeof(buf) - 1); | |
696 | ||
697 | if (copy_from_user(buf, user_buf, buf_size)) | |
698 | return -EFAULT; | |
699 | ||
700 | ret = strict_strtoul(buf, 0x10, &val); | |
701 | if (ret < 0) | |
702 | return ret; | |
703 | ||
704 | if (val > 0xffff) | |
705 | return -EINVAL; | |
706 | ||
707 | seqf = file->private_data; | |
708 | m = seqf->private; | |
709 | ||
112485e9 BC |
710 | partition = omap_mux_get_partition(m); |
711 | if (!partition) | |
712 | return -ENODEV; | |
713 | ||
714 | omap_mux_write(partition, (u16)val, m->reg_offset); | |
4b715efc TL |
715 | *ppos += count; |
716 | ||
717 | return count; | |
718 | } | |
719 | ||
720 | static int omap_mux_dbg_signal_open(struct inode *inode, struct file *file) | |
721 | { | |
722 | return single_open(file, omap_mux_dbg_signal_show, inode->i_private); | |
723 | } | |
724 | ||
725 | static const struct file_operations omap_mux_dbg_signal_fops = { | |
726 | .open = omap_mux_dbg_signal_open, | |
727 | .read = seq_read, | |
728 | .write = omap_mux_dbg_signal_write, | |
729 | .llseek = seq_lseek, | |
730 | .release = single_release, | |
731 | }; | |
732 | ||
733 | static struct dentry *mux_dbg_dir; | |
734 | ||
112485e9 BC |
735 | static void __init omap_mux_dbg_create_entry( |
736 | struct omap_mux_partition *partition, | |
737 | struct dentry *mux_dbg_dir) | |
4b715efc TL |
738 | { |
739 | struct omap_mux_entry *e; | |
740 | ||
112485e9 BC |
741 | list_for_each_entry(e, &partition->muxmodes, node) { |
742 | struct omap_mux *m = &e->mux; | |
743 | ||
9b12771a | 744 | (void)debugfs_create_file(m->muxnames[0], S_IWUSR, mux_dbg_dir, |
112485e9 BC |
745 | m, &omap_mux_dbg_signal_fops); |
746 | } | |
747 | } | |
748 | ||
749 | static void __init omap_mux_dbg_init(void) | |
750 | { | |
751 | struct omap_mux_partition *partition; | |
752 | static struct dentry *mux_dbg_board_dir; | |
753 | ||
4b715efc TL |
754 | mux_dbg_dir = debugfs_create_dir("omap_mux", NULL); |
755 | if (!mux_dbg_dir) | |
756 | return; | |
757 | ||
112485e9 BC |
758 | mux_dbg_board_dir = debugfs_create_dir("board", mux_dbg_dir); |
759 | if (!mux_dbg_board_dir) | |
760 | return; | |
4b715efc | 761 | |
112485e9 BC |
762 | list_for_each_entry(partition, &mux_partitions, node) { |
763 | omap_mux_dbg_create_entry(partition, mux_dbg_dir); | |
764 | (void)debugfs_create_file(partition->name, S_IRUGO, | |
765 | mux_dbg_board_dir, partition, | |
766 | &omap_mux_dbg_board_fops); | |
4b715efc TL |
767 | } |
768 | } | |
769 | ||
770 | #else | |
771 | static inline void omap_mux_dbg_init(void) | |
772 | { | |
773 | } | |
774 | #endif /* CONFIG_DEBUG_FS */ | |
775 | ||
15ac7afe TL |
776 | static void __init omap_mux_free_names(struct omap_mux *m) |
777 | { | |
778 | int i; | |
779 | ||
780 | for (i = 0; i < OMAP_MUX_NR_MODES; i++) | |
781 | kfree(m->muxnames[i]); | |
782 | ||
783 | #ifdef CONFIG_DEBUG_FS | |
784 | for (i = 0; i < OMAP_MUX_NR_SIDES; i++) | |
785 | kfree(m->balls[i]); | |
786 | #endif | |
787 | ||
788 | } | |
789 | ||
790 | /* Free all data except for GPIO pins unless CONFIG_DEBUG_FS is set */ | |
bbd707ac | 791 | int __init omap_mux_late_init(void) |
15ac7afe | 792 | { |
112485e9 | 793 | struct omap_mux_partition *partition; |
13a3fe52 | 794 | int ret; |
15ac7afe | 795 | |
112485e9 BC |
796 | list_for_each_entry(partition, &mux_partitions, node) { |
797 | struct omap_mux_entry *e, *tmp; | |
798 | list_for_each_entry_safe(e, tmp, &partition->muxmodes, node) { | |
799 | struct omap_mux *m = &e->mux; | |
800 | u16 mode = omap_mux_read(partition, m->reg_offset); | |
15ac7afe | 801 | |
112485e9 BC |
802 | if (OMAP_MODE_GPIO(mode)) |
803 | continue; | |
15ac7afe TL |
804 | |
805 | #ifndef CONFIG_DEBUG_FS | |
112485e9 BC |
806 | mutex_lock(&muxmode_mutex); |
807 | list_del(&e->node); | |
808 | mutex_unlock(&muxmode_mutex); | |
809 | omap_mux_free_names(m); | |
810 | kfree(m); | |
1dbae815 | 811 | #endif |
112485e9 | 812 | } |
15ac7afe TL |
813 | } |
814 | ||
13a3fe52 TK |
815 | ret = request_irq(omap_prcm_event_to_irq("io"), |
816 | omap_hwmod_mux_handle_irq, IRQF_SHARED | IRQF_NO_SUSPEND, | |
817 | "hwmod_io", omap_mux_late_init); | |
818 | ||
819 | if (ret) | |
820 | pr_warning("mux: Failed to setup hwmod io irq %d\n", ret); | |
821 | ||
4b715efc TL |
822 | omap_mux_dbg_init(); |
823 | ||
15ac7afe TL |
824 | return 0; |
825 | } | |
15ac7afe TL |
826 | |
827 | static void __init omap_mux_package_fixup(struct omap_mux *p, | |
828 | struct omap_mux *superset) | |
829 | { | |
830 | while (p->reg_offset != OMAP_MUX_TERMINATOR) { | |
831 | struct omap_mux *s = superset; | |
832 | int found = 0; | |
833 | ||
834 | while (s->reg_offset != OMAP_MUX_TERMINATOR) { | |
835 | if (s->reg_offset == p->reg_offset) { | |
836 | *s = *p; | |
837 | found++; | |
838 | break; | |
839 | } | |
840 | s++; | |
841 | } | |
842 | if (!found) | |
032a6424 | 843 | pr_err("%s: Unknown entry offset 0x%x\n", __func__, |
1cbb3a9a | 844 | p->reg_offset); |
15ac7afe TL |
845 | p++; |
846 | } | |
847 | } | |
848 | ||
849 | #ifdef CONFIG_DEBUG_FS | |
850 | ||
851 | static void __init omap_mux_package_init_balls(struct omap_ball *b, | |
852 | struct omap_mux *superset) | |
853 | { | |
854 | while (b->reg_offset != OMAP_MUX_TERMINATOR) { | |
855 | struct omap_mux *s = superset; | |
856 | int found = 0; | |
857 | ||
858 | while (s->reg_offset != OMAP_MUX_TERMINATOR) { | |
859 | if (s->reg_offset == b->reg_offset) { | |
860 | s->balls[0] = b->balls[0]; | |
861 | s->balls[1] = b->balls[1]; | |
862 | found++; | |
863 | break; | |
864 | } | |
865 | s++; | |
866 | } | |
867 | if (!found) | |
032a6424 | 868 | pr_err("%s: Unknown ball offset 0x%x\n", __func__, |
1cbb3a9a | 869 | b->reg_offset); |
15ac7afe TL |
870 | b++; |
871 | } | |
872 | } | |
873 | ||
874 | #else /* CONFIG_DEBUG_FS */ | |
875 | ||
876 | static inline void omap_mux_package_init_balls(struct omap_ball *b, | |
877 | struct omap_mux *superset) | |
878 | { | |
879 | } | |
880 | ||
881 | #endif /* CONFIG_DEBUG_FS */ | |
882 | ||
883 | static int __init omap_mux_setup(char *options) | |
884 | { | |
885 | if (!options) | |
886 | return 0; | |
887 | ||
888 | omap_mux_options = options; | |
889 | ||
890 | return 1; | |
891 | } | |
892 | __setup("omap_mux=", omap_mux_setup); | |
893 | ||
894 | /* | |
895 | * Note that the omap_mux=some.signal1=0x1234,some.signal2=0x1234 | |
896 | * cmdline options only override the bootloader values. | |
897 | * During development, please enable CONFIG_DEBUG_FS, and use the | |
898 | * signal specific entries under debugfs. | |
899 | */ | |
900 | static void __init omap_mux_set_cmdline_signals(void) | |
901 | { | |
902 | char *options, *next_opt, *token; | |
903 | ||
904 | if (!omap_mux_options) | |
905 | return; | |
906 | ||
dccb3b0e | 907 | options = kstrdup(omap_mux_options, GFP_KERNEL); |
15ac7afe TL |
908 | if (!options) |
909 | return; | |
910 | ||
15ac7afe TL |
911 | next_opt = options; |
912 | ||
913 | while ((token = strsep(&next_opt, ",")) != NULL) { | |
914 | char *keyval, *name; | |
915 | unsigned long val; | |
916 | ||
917 | keyval = token; | |
918 | name = strsep(&keyval, "="); | |
919 | if (name) { | |
920 | int res; | |
921 | ||
922 | res = strict_strtoul(keyval, 0x10, &val); | |
923 | if (res < 0) | |
924 | continue; | |
925 | ||
926 | omap_mux_init_signal(name, (u16)val); | |
927 | } | |
928 | } | |
929 | ||
930 | kfree(options); | |
931 | } | |
932 | ||
15ac7afe | 933 | static int __init omap_mux_copy_names(struct omap_mux *src, |
112485e9 | 934 | struct omap_mux *dst) |
15ac7afe TL |
935 | { |
936 | int i; | |
937 | ||
938 | for (i = 0; i < OMAP_MUX_NR_MODES; i++) { | |
939 | if (src->muxnames[i]) { | |
dccb3b0e TM |
940 | dst->muxnames[i] = kstrdup(src->muxnames[i], |
941 | GFP_KERNEL); | |
15ac7afe TL |
942 | if (!dst->muxnames[i]) |
943 | goto free; | |
15ac7afe TL |
944 | } |
945 | } | |
946 | ||
947 | #ifdef CONFIG_DEBUG_FS | |
948 | for (i = 0; i < OMAP_MUX_NR_SIDES; i++) { | |
949 | if (src->balls[i]) { | |
dccb3b0e | 950 | dst->balls[i] = kstrdup(src->balls[i], GFP_KERNEL); |
15ac7afe TL |
951 | if (!dst->balls[i]) |
952 | goto free; | |
15ac7afe TL |
953 | } |
954 | } | |
955 | #endif | |
956 | ||
957 | return 0; | |
958 | ||
959 | free: | |
960 | omap_mux_free_names(dst); | |
961 | return -ENOMEM; | |
962 | ||
963 | } | |
964 | ||
965 | #endif /* CONFIG_OMAP_MUX */ | |
966 | ||
112485e9 BC |
967 | static struct omap_mux *omap_mux_get_by_gpio( |
968 | struct omap_mux_partition *partition, | |
969 | int gpio) | |
15ac7afe TL |
970 | { |
971 | struct omap_mux_entry *e; | |
112485e9 | 972 | struct omap_mux *ret = NULL; |
15ac7afe | 973 | |
112485e9 | 974 | list_for_each_entry(e, &partition->muxmodes, node) { |
15ac7afe TL |
975 | struct omap_mux *m = &e->mux; |
976 | if (m->gpio == gpio) { | |
112485e9 | 977 | ret = m; |
15ac7afe TL |
978 | break; |
979 | } | |
980 | } | |
981 | ||
112485e9 | 982 | return ret; |
15ac7afe TL |
983 | } |
984 | ||
985 | /* Needed for dynamic muxing of GPIO pins for off-idle */ | |
986 | u16 omap_mux_get_gpio(int gpio) | |
987 | { | |
112485e9 | 988 | struct omap_mux_partition *partition; |
30ebad9d | 989 | struct omap_mux *m = NULL; |
15ac7afe | 990 | |
112485e9 BC |
991 | list_for_each_entry(partition, &mux_partitions, node) { |
992 | m = omap_mux_get_by_gpio(partition, gpio); | |
993 | if (m) | |
994 | return omap_mux_read(partition, m->reg_offset); | |
15ac7afe TL |
995 | } |
996 | ||
112485e9 | 997 | if (!m || m->reg_offset == OMAP_MUX_TERMINATOR) |
032a6424 | 998 | pr_err("%s: Could not get gpio%i\n", __func__, gpio); |
112485e9 BC |
999 | |
1000 | return OMAP_MUX_TERMINATOR; | |
15ac7afe TL |
1001 | } |
1002 | ||
1003 | /* Needed for dynamic muxing of GPIO pins for off-idle */ | |
1004 | void omap_mux_set_gpio(u16 val, int gpio) | |
1005 | { | |
112485e9 BC |
1006 | struct omap_mux_partition *partition; |
1007 | struct omap_mux *m = NULL; | |
15ac7afe | 1008 | |
112485e9 BC |
1009 | list_for_each_entry(partition, &mux_partitions, node) { |
1010 | m = omap_mux_get_by_gpio(partition, gpio); | |
1011 | if (m) { | |
1012 | omap_mux_write(partition, val, m->reg_offset); | |
1013 | return; | |
1014 | } | |
15ac7afe TL |
1015 | } |
1016 | ||
112485e9 | 1017 | if (!m || m->reg_offset == OMAP_MUX_TERMINATOR) |
032a6424 | 1018 | pr_err("%s: Could not set gpio%i\n", __func__, gpio); |
15ac7afe TL |
1019 | } |
1020 | ||
112485e9 BC |
1021 | static struct omap_mux * __init omap_mux_list_add( |
1022 | struct omap_mux_partition *partition, | |
1023 | struct omap_mux *src) | |
15ac7afe TL |
1024 | { |
1025 | struct omap_mux_entry *entry; | |
1026 | struct omap_mux *m; | |
1027 | ||
1028 | entry = kzalloc(sizeof(struct omap_mux_entry), GFP_KERNEL); | |
1029 | if (!entry) | |
1030 | return NULL; | |
1031 | ||
1032 | m = &entry->mux; | |
30833142 | 1033 | entry->mux = *src; |
15ac7afe TL |
1034 | |
1035 | #ifdef CONFIG_OMAP_MUX | |
1036 | if (omap_mux_copy_names(src, m)) { | |
1037 | kfree(entry); | |
1038 | return NULL; | |
1039 | } | |
1040 | #endif | |
1041 | ||
1042 | mutex_lock(&muxmode_mutex); | |
112485e9 | 1043 | list_add_tail(&entry->node, &partition->muxmodes); |
15ac7afe TL |
1044 | mutex_unlock(&muxmode_mutex); |
1045 | ||
1046 | return m; | |
1047 | } | |
1048 | ||
1049 | /* | |
1050 | * Note if CONFIG_OMAP_MUX is not selected, we will only initialize | |
1051 | * the GPIO to mux offset mapping that is needed for dynamic muxing | |
1052 | * of GPIO pins for off-idle. | |
1053 | */ | |
112485e9 BC |
1054 | static void __init omap_mux_init_list(struct omap_mux_partition *partition, |
1055 | struct omap_mux *superset) | |
15ac7afe TL |
1056 | { |
1057 | while (superset->reg_offset != OMAP_MUX_TERMINATOR) { | |
1058 | struct omap_mux *entry; | |
1059 | ||
b72c7d54 RL |
1060 | #ifdef CONFIG_OMAP_MUX |
1061 | if (!superset->muxnames || !superset->muxnames[0]) { | |
15ac7afe TL |
1062 | superset++; |
1063 | continue; | |
1064 | } | |
b72c7d54 RL |
1065 | #else |
1066 | /* Skip pins that are not muxed as GPIO by bootloader */ | |
112485e9 BC |
1067 | if (!OMAP_MODE_GPIO(omap_mux_read(partition, |
1068 | superset->reg_offset))) { | |
9ecef433 TL |
1069 | superset++; |
1070 | continue; | |
1071 | } | |
1072 | #endif | |
1073 | ||
112485e9 | 1074 | entry = omap_mux_list_add(partition, superset); |
15ac7afe | 1075 | if (!entry) { |
032a6424 | 1076 | pr_err("%s: Could not add entry\n", __func__); |
15ac7afe TL |
1077 | return; |
1078 | } | |
1079 | superset++; | |
1080 | } | |
1081 | } | |
1082 | ||
321cfc85 TL |
1083 | #ifdef CONFIG_OMAP_MUX |
1084 | ||
1085 | static void omap_mux_init_package(struct omap_mux *superset, | |
1086 | struct omap_mux *package_subset, | |
1087 | struct omap_ball *package_balls) | |
1088 | { | |
1089 | if (package_subset) | |
1090 | omap_mux_package_fixup(package_subset, superset); | |
1091 | if (package_balls) | |
1092 | omap_mux_package_init_balls(package_balls, superset); | |
1093 | } | |
1094 | ||
27d8d3bf RK |
1095 | static void __init omap_mux_init_signals(struct omap_mux_partition *partition, |
1096 | struct omap_board_mux *board_mux) | |
321cfc85 TL |
1097 | { |
1098 | omap_mux_set_cmdline_signals(); | |
112485e9 | 1099 | omap_mux_write_array(partition, board_mux); |
321cfc85 TL |
1100 | } |
1101 | ||
1102 | #else | |
1103 | ||
1104 | static void omap_mux_init_package(struct omap_mux *superset, | |
1105 | struct omap_mux *package_subset, | |
1106 | struct omap_ball *package_balls) | |
1107 | { | |
1108 | } | |
1109 | ||
27d8d3bf RK |
1110 | static void __init omap_mux_init_signals(struct omap_mux_partition *partition, |
1111 | struct omap_board_mux *board_mux) | |
321cfc85 TL |
1112 | { |
1113 | } | |
1114 | ||
1115 | #endif | |
1116 | ||
112485e9 | 1117 | static u32 mux_partitions_cnt; |
15ac7afe | 1118 | |
112485e9 BC |
1119 | int __init omap_mux_init(const char *name, u32 flags, |
1120 | u32 mux_pbase, u32 mux_size, | |
1121 | struct omap_mux *superset, | |
1122 | struct omap_mux *package_subset, | |
1123 | struct omap_board_mux *board_mux, | |
1124 | struct omap_ball *package_balls) | |
1125 | { | |
1126 | struct omap_mux_partition *partition; | |
1127 | ||
1128 | partition = kzalloc(sizeof(struct omap_mux_partition), GFP_KERNEL); | |
1129 | if (!partition) | |
1130 | return -ENOMEM; | |
1131 | ||
1132 | partition->name = name; | |
1133 | partition->flags = flags; | |
1134 | partition->size = mux_size; | |
1135 | partition->phys = mux_pbase; | |
1136 | partition->base = ioremap(mux_pbase, mux_size); | |
1137 | if (!partition->base) { | |
032a6424 DM |
1138 | pr_err("%s: Could not ioremap mux partition at 0x%08x\n", |
1139 | __func__, partition->phys); | |
9d47e309 | 1140 | kfree(partition); |
15ac7afe TL |
1141 | return -ENODEV; |
1142 | } | |
1143 | ||
112485e9 BC |
1144 | INIT_LIST_HEAD(&partition->muxmodes); |
1145 | ||
1146 | list_add_tail(&partition->node, &mux_partitions); | |
1147 | mux_partitions_cnt++; | |
032a6424 | 1148 | pr_info("%s: Add partition: #%d: %s, flags: %x\n", __func__, |
112485e9 | 1149 | mux_partitions_cnt, partition->name, partition->flags); |
d5425be6 | 1150 | |
321cfc85 | 1151 | omap_mux_init_package(superset, package_subset, package_balls); |
112485e9 BC |
1152 | omap_mux_init_list(partition, superset); |
1153 | omap_mux_init_signals(partition, board_mux); | |
2cb0c54f | 1154 | |
15ac7afe TL |
1155 | return 0; |
1156 | } | |
1157 |