ARM: OMAP2+: Move iommu/iovmm headers to platform_data
[deliverable/linux.git] / arch / arm / mach-omap2 / omap-iommu.c
CommitLineData
066aa9c1 1/*
44da397f 2 * omap iommu: omap device registration
066aa9c1
HD
3 *
4 * Copyright (C) 2008-2009 Nokia Corporation
5 *
6 * Written by Hiroshi DOYU <Hiroshi.DOYU@nokia.com>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
a1bcc1dc 13#include <linux/module.h>
066aa9c1
HD
14#include <linux/platform_device.h>
15
2ab7c848 16#include <linux/platform_data/iommu-omap.h>
7d7e1eba
TL
17
18#include "soc.h"
19#include "common.h"
066aa9c1 20
a76e9a90
FC
21struct iommu_device {
22 resource_size_t base;
23 int irq;
24 struct iommu_platform_data pdata;
25 struct resource res[2];
066aa9c1 26};
f779f923
KH
27static struct iommu_device *devices;
28static int num_iommu_devices;
066aa9c1 29
44da397f 30#ifdef CONFIG_ARCH_OMAP3
f779f923 31static struct iommu_device omap3_devices[] = {
066aa9c1 32 {
a76e9a90 33 .base = 0x480bd400,
7d7e1eba 34 .irq = 24 + OMAP_INTC_START,
a76e9a90
FC
35 .pdata = {
36 .name = "isp",
37 .nr_tlb_entries = 8,
38 .clk_name = "cam_ick",
c7f4ab26
GLF
39 .da_start = 0x0,
40 .da_end = 0xFFFFF000,
a76e9a90 41 },
066aa9c1 42 },
1cd25df4 43#if defined(CONFIG_OMAP_IOMMU_IVA2)
066aa9c1 44 {
a76e9a90 45 .base = 0x5d000000,
7d7e1eba 46 .irq = 28 + OMAP_INTC_START,
a76e9a90
FC
47 .pdata = {
48 .name = "iva2",
49 .nr_tlb_entries = 32,
50 .clk_name = "iva2_ck",
c7f4ab26
GLF
51 .da_start = 0x11000000,
52 .da_end = 0xFFFFF000,
a76e9a90 53 },
066aa9c1 54 },
5c651ffa 55#endif
066aa9c1 56};
f779f923
KH
57#define NR_OMAP3_IOMMU_DEVICES ARRAY_SIZE(omap3_devices)
58static struct platform_device *omap3_iommu_pdev[NR_OMAP3_IOMMU_DEVICES];
59#else
60#define omap3_devices NULL
61#define NR_OMAP3_IOMMU_DEVICES 0
62#define omap3_iommu_pdev NULL
44da397f
KH
63#endif
64
f779f923
KH
65#ifdef CONFIG_ARCH_OMAP4
66static struct iommu_device omap4_devices[] = {
67 {
68 .base = OMAP4_MMU1_BASE,
7d7e1eba 69 .irq = 100 + OMAP44XX_IRQ_GIC_START,
f779f923
KH
70 .pdata = {
71 .name = "ducati",
72 .nr_tlb_entries = 32,
fee17d4f 73 .clk_name = "ipu_fck",
c7f4ab26
GLF
74 .da_start = 0x0,
75 .da_end = 0xFFFFF000,
f779f923
KH
76 },
77 },
f779f923
KH
78 {
79 .base = OMAP4_MMU2_BASE,
7d7e1eba 80 .irq = 28 + OMAP44XX_IRQ_GIC_START,
f779f923
KH
81 .pdata = {
82 .name = "tesla",
83 .nr_tlb_entries = 32,
778d02e9 84 .clk_name = "dsp_fck",
c7f4ab26
GLF
85 .da_start = 0x0,
86 .da_end = 0xFFFFF000,
f779f923
KH
87 },
88 },
f779f923
KH
89};
90#define NR_OMAP4_IOMMU_DEVICES ARRAY_SIZE(omap4_devices)
91static struct platform_device *omap4_iommu_pdev[NR_OMAP4_IOMMU_DEVICES];
92#else
93#define omap4_devices NULL
94#define NR_OMAP4_IOMMU_DEVICES 0
95#define omap4_iommu_pdev NULL
96#endif
066aa9c1 97
f779f923 98static struct platform_device **omap_iommu_pdev;
066aa9c1 99
44da397f 100static int __init omap_iommu_init(void)
066aa9c1
HD
101{
102 int i, err;
a76e9a90
FC
103 struct resource res[] = {
104 { .flags = IORESOURCE_MEM },
105 { .flags = IORESOURCE_IRQ },
106 };
066aa9c1 107
f779f923
KH
108 if (cpu_is_omap34xx()) {
109 devices = omap3_devices;
110 omap_iommu_pdev = omap3_iommu_pdev;
111 num_iommu_devices = NR_OMAP3_IOMMU_DEVICES;
112 } else if (cpu_is_omap44xx()) {
113 devices = omap4_devices;
114 omap_iommu_pdev = omap4_iommu_pdev;
115 num_iommu_devices = NR_OMAP4_IOMMU_DEVICES;
116 } else
117 return -ENODEV;
118
119 for (i = 0; i < num_iommu_devices; i++) {
066aa9c1 120 struct platform_device *pdev;
a76e9a90 121 const struct iommu_device *d = &devices[i];
066aa9c1
HD
122
123 pdev = platform_device_alloc("omap-iommu", i);
124 if (!pdev) {
125 err = -ENOMEM;
126 goto err_out;
127 }
128
a76e9a90
FC
129 res[0].start = d->base;
130 res[0].end = d->base + MMU_REG_SIZE - 1;
131 res[1].start = res[1].end = d->irq;
066aa9c1
HD
132
133 err = platform_device_add_resources(pdev, res,
134 ARRAY_SIZE(res));
135 if (err)
136 goto err_out;
a76e9a90
FC
137 err = platform_device_add_data(pdev, &d->pdata,
138 sizeof(d->pdata));
066aa9c1
HD
139 if (err)
140 goto err_out;
141 err = platform_device_add(pdev);
142 if (err)
143 goto err_out;
44da397f 144 omap_iommu_pdev[i] = pdev;
066aa9c1
HD
145 }
146 return 0;
147
148err_out:
149 while (i--)
44da397f 150 platform_device_put(omap_iommu_pdev[i]);
066aa9c1
HD
151 return err;
152}
134d12fa
OBC
153/* must be ready before omap3isp is probed */
154subsys_initcall(omap_iommu_init);
066aa9c1 155
44da397f 156static void __exit omap_iommu_exit(void)
066aa9c1
HD
157{
158 int i;
159
f779f923 160 for (i = 0; i < num_iommu_devices; i++)
44da397f 161 platform_device_unregister(omap_iommu_pdev[i]);
066aa9c1 162}
44da397f 163module_exit(omap_iommu_exit);
066aa9c1
HD
164
165MODULE_AUTHOR("Hiroshi DOYU");
44da397f 166MODULE_DESCRIPTION("omap iommu: omap device registration");
066aa9c1 167MODULE_LICENSE("GPL v2");
This page took 0.208448 seconds and 5 git commands to generate.