[deliverable/linux.git] / arch / arm / mach-omap2 / omap-smp.c

/*
 * OMAP4 SMP source file. It contains platform specific fucntions
 * needed for the linux smp kernel.
 *
 * Copyright (C) 2009 Texas Instruments, Inc.
 *
 * Author:
 *      Santosh Shilimkar <santosh.shilimkar@ti.com>
 *
 * Platform file needed for the OMAP4 SMP. This file is based on arm
 * realview smp platform.
 * * Copyright (c) 2002 ARM Limited.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#include <linux/init.h>
#include <linux/device.h>
#include <linux/smp.h>
#include <linux/io.h>

#include <asm/cacheflush.h>
#include <asm/hardware/gic.h>
#include <asm/smp_scu.h>

#include "omap-secure.h"
#include "omap-wakeupgen.h"
#include <asm/cputype.h>

#include "soc.h"
#include "iomap.h"
#include "common.h"
#include "clockdomain.h"
#include "pm.h"

#define CPU_MASK		0xff0ffff0
#define CPU_CORTEX_A9		0x410FC090
#define CPU_CORTEX_A15		0x410FC0F0

#define OMAP5_CORE_COUNT	0x2

/* SCU base address */
static void __iomem *scu_base;

static DEFINE_SPINLOCK(boot_lock);

void __iomem *omap4_get_scu_base(void)
{
	return scu_base;
}

static void __cpuinit omap4_secondary_init(unsigned int cpu)
{
	/*
	 * Configure ACTRL and enable NS SMP bit access on CPU1 on HS device.
	 * OMAP44XX EMU/HS devices - CPU0 SMP bit access is enabled in PPA
	 * init and for CPU1, a secure PPA API provided. CPU0 must be ON
	 * while executing NS_SMP API on CPU1 and PPA version must be 1.4.0+.
	 * OMAP443X GP devices- SMP bit isn't accessible.
	 * OMAP446X GP devices - SMP bit access is enabled on both CPUs.
	 */
	if (cpu_is_omap443x() && (omap_type() != OMAP2_DEVICE_TYPE_GP))
		omap_secure_dispatcher(OMAP4_PPA_CPU_ACTRL_SMP_INDEX,
							4, 0, 0, 0, 0, 0);

	/*
	 * If any interrupts are already enabled for the primary
	 * core (e.g. timer irq), then they will not have been enabled
	 * for us: do so
	 */
	gic_secondary_init(0);

	/*
	 * Synchronise with the boot thread.
	 */
	spin_lock(&boot_lock);
	spin_unlock(&boot_lock);
}

static int __cpuinit omap4_boot_secondary(unsigned int cpu, struct task_struct *idle)
{
	static struct clockdomain *cpu1_clkdm;
	static bool booted;
	void __iomem *base = omap_get_wakeupgen_base();

	/*
	 * Set synchronisation state between this boot processor
	 * and the secondary one
	 */
	spin_lock(&boot_lock);

	/*
	 * Update the AuxCoreBoot0 with boot state for secondary core.
	 * omap_secondary_startup() routine will hold the secondary core till
	 * the AuxCoreBoot1 register is updated with cpu state
	 * A barrier is added to ensure that write buffer is drained
	 */
	if (omap_secure_apis_support())
		omap_modify_auxcoreboot0(0x200, 0xfffffdff);
	else
		__raw_writel(0x20, base + OMAP_AUX_CORE_BOOT_0);

	flush_cache_all();
	smp_wmb();

	if (!cpu1_clkdm)
		cpu1_clkdm = clkdm_lookup("mpu1_clkdm");

	/*
	 * The SGI(Software Generated Interrupts) are not wakeup capable
	 * from low power states. This is known limitation on OMAP4 and
	 * needs to be worked around by using software forced clockdomain
	 * wake-up. To wakeup CPU1, CPU0 forces the CPU1 clockdomain to
	 * software force wakeup. The clockdomain is then put back to
	 * hardware supervised mode.
	 * More details can be found in OMAP4430 TRM - Version J
	 * Section :
	 *	4.3.4.2 Power States of CPU0 and CPU1
	 */
	if (booted) {
		/*
		 * GIC distributor control register has changed between
		 * CortexA9 r1pX and r2pX. The Control Register secure
		 * banked version is now composed of 2 bits:
		 * bit 0 == Secure Enable
		 * bit 1 == Non-Secure Enable
		 * The Non-Secure banked register has not changed
		 * Because the ROM Code is based on the r1pX GIC, the CPU1
		 * GIC restoration will cause a problem to CPU0 Non-Secure SW.
		 * The workaround must be:
		 * 1) Before doing the CPU1 wakeup, CPU0 must disable
		 * the GIC distributor
		 * 2) CPU1 must re-enable the GIC distributor on
		 * it's wakeup path.
		 */
		if (IS_PM44XX_ERRATUM(PM_OMAP4_ROM_SMP_BOOT_ERRATUM_GICD))
			gic_dist_disable();

		clkdm_wakeup(cpu1_clkdm);
		clkdm_allow_idle(cpu1_clkdm);
	} else {
		dsb_sev();
		booted = true;
	}

	gic_raise_softirq(cpumask_of(cpu), 0);

	/*
	 * Now the secondary core is starting up let it run its
	 * calibrations, then wait for it to finish
	 */
	spin_unlock(&boot_lock);

	return 0;
}

static void __init wakeup_secondary(void)
{
	void *startup_addr = omap_secondary_startup;
	void __iomem *base = omap_get_wakeupgen_base();

	if (cpu_is_omap446x()) {
		startup_addr = omap_secondary_startup_4460;
		pm44xx_errata |= PM_OMAP4_ROM_SMP_BOOT_ERRATUM_GICD;
	}

	/*
	 * Write the address of secondary startup routine into the
	 * AuxCoreBoot1 where ROM code will jump and start executing
	 * on secondary core once out of WFE
	 * A barrier is added to ensure that write buffer is drained
	 */
	if (omap_secure_apis_support())
		omap_auxcoreboot_addr(virt_to_phys(startup_addr));
	else
		__raw_writel(virt_to_phys(omap5_secondary_startup),
						base + OMAP_AUX_CORE_BOOT_1);

	smp_wmb();

	/*
	 * Send a 'sev' to wake the secondary core from WFE.
	 * Drain the outstanding writes to memory
	 */
	dsb_sev();
	mb();
}

/*
 * Initialise the CPU possible map early - this describes the CPUs
 * which may be present or become present in the system.
 */
static void __init omap4_smp_init_cpus(void)
{
	unsigned int i = 0, ncores = 1, cpu_id;

	/* Use ARM cpuid check here, as SoC detection will not work so early */
	cpu_id = read_cpuid(CPUID_ID) & CPU_MASK;
	if (cpu_id == CPU_CORTEX_A9) {
		/*
		 * Currently we can't call ioremap here because
		 * SoC detection won't work until after init_early.
		 */
		scu_base =  OMAP2_L4_IO_ADDRESS(OMAP44XX_SCU_BASE);
		BUG_ON(!scu_base);
		ncores = scu_get_core_count(scu_base);
	} else if (cpu_id == CPU_CORTEX_A15) {
		ncores = OMAP5_CORE_COUNT;
	}

	/* sanity check */
	if (ncores > nr_cpu_ids) {
		pr_warn("SMP: %u cores greater than maximum (%u), clipping\n",
			ncores, nr_cpu_ids);
		ncores = nr_cpu_ids;
	}

	for (i = 0; i < ncores; i++)
		set_cpu_possible(i, true);

	set_smp_cross_call(gic_raise_softirq);
}

static void __init omap4_smp_prepare_cpus(unsigned int max_cpus)
{

	/*
	 * Initialise the SCU and wake up the secondary core using
	 * wakeup_secondary().
	 */
	if (scu_base)
		scu_enable(scu_base);
	wakeup_secondary();
}

struct smp_operations omap4_smp_ops __initdata = {
	.smp_init_cpus		= omap4_smp_init_cpus,
	.smp_prepare_cpus	= omap4_smp_prepare_cpus,
	.smp_secondary_init	= omap4_secondary_init,
	.smp_boot_secondary	= omap4_boot_secondary,
#ifdef CONFIG_HOTPLUG_CPU
	.cpu_die		= omap4_cpu_die,
#endif
};
Commit	Line	Data
367cd31e SS	1	/*
	2	* OMAP4 SMP source file. It contains platform specific fucntions
	3	* needed for the linux smp kernel.
	4	*
	5	* Copyright (C) 2009 Texas Instruments, Inc.
	6	*
	7	* Author:
	8	* Santosh Shilimkar <santosh.shilimkar@ti.com>
	9	*
	10	* Platform file needed for the OMAP4 SMP. This file is based on arm
	11	* realview smp platform.
	12	* * Copyright (c) 2002 ARM Limited.
	13	*
	14	* This program is free software; you can redistribute it and/or modify
	15	* it under the terms of the GNU General Public License version 2 as
	16	* published by the Free Software Foundation.
	17	*/
	18	#include <linux/init.h>
	19	#include <linux/device.h>
367cd31e SS	20	#include <linux/smp.h>
	21	#include <linux/io.h>
	22
942e2c9e	23	#include <asm/cacheflush.h>
0f7b332f	24	#include <asm/hardware/gic.h>
367cd31e	25	#include <asm/smp_scu.h>
ee0839c2	26
c1db9d73	27	#include "omap-secure.h"
732231a7	28	#include "omap-wakeupgen.h"
247c445c	29	#include <asm/cputype.h>
4e65331c	30
dbc04161	31	#include "soc.h"
ee0839c2	32	#include "iomap.h"
4e65331c	33	#include "common.h"
e97ca477	34	#include "clockdomain.h"
ff999b8a	35	#include "pm.h"
e97ca477	36
283f708c SS	37	#define CPU_MASK 0xff0ffff0
	38	#define CPU_CORTEX_A9 0x410FC090
	39	#define CPU_CORTEX_A15 0x410FC0F0
	40
	41	#define OMAP5_CORE_COUNT 0x2
	42
367cd31e	43	/* SCU base address */
e4e7a13a	44	static void __iomem *scu_base;
367cd31e	45
367cd31e SS	46	static DEFINE_SPINLOCK(boot_lock);
367cd31e SS	47
02afe8a7 SS	48	void __iomem *omap4_get_scu_base(void)
	49	{
	50	return scu_base;
	51	}
	52
06915321	53	static void __cpuinit omap4_secondary_init(unsigned int cpu)
367cd31e	54	{
b2b9762f SS	55	/*
	56	* Configure ACTRL and enable NS SMP bit access on CPU1 on HS device.
	57	* OMAP44XX EMU/HS devices - CPU0 SMP bit access is enabled in PPA
	58	* init and for CPU1, a secure PPA API provided. CPU0 must be ON
	59	* while executing NS_SMP API on CPU1 and PPA version must be 1.4.0+.
	60	* OMAP443X GP devices- SMP bit isn't accessible.
	61	* OMAP446X GP devices - SMP bit access is enabled on both CPUs.
	62	*/
	63	if (cpu_is_omap443x() && (omap_type() != OMAP2_DEVICE_TYPE_GP))
	64	omap_secure_dispatcher(OMAP4_PPA_CPU_ACTRL_SMP_INDEX,
	65	4, 0, 0, 0, 0, 0);
	66
367cd31e SS	67	/*
	68	* If any interrupts are already enabled for the primary
	69	* core (e.g. timer irq), then they will not have been enabled
	70	* for us: do so
	71	*/
38489533	72	gic_secondary_init(0);
367cd31e SS	73
	74	/*
	75	* Synchronise with the boot thread.
	76	*/
	77	spin_lock(&boot_lock);
	78	spin_unlock(&boot_lock);
	79	}
	80
06915321	81	static int __cpuinit omap4_boot_secondary(unsigned int cpu, struct task_struct *idle)
367cd31e	82	{
e97ca477 SS	83	static struct clockdomain *cpu1_clkdm;
e97ca477 SS	84	static bool booted;
247c445c SS	85	void __iomem *base = omap_get_wakeupgen_base();
247c445c SS	86
367cd31e SS	87	/*
	88	* Set synchronisation state between this boot processor
	89	* and the secondary one
	90	*/
	91	spin_lock(&boot_lock);
	92
	93	/*
942e2c9e	94	* Update the AuxCoreBoot0 with boot state for secondary core.
367cd31e SS	95	* omap_secondary_startup() routine will hold the secondary core till
	96	* the AuxCoreBoot1 register is updated with cpu state
	97	* A barrier is added to ensure that write buffer is drained
	98	*/
247c445c SS	99	if (omap_secure_apis_support())
	100	omap_modify_auxcoreboot0(0x200, 0xfffffdff);
	101	else
	102	__raw_writel(0x20, base + OMAP_AUX_CORE_BOOT_0);
	103
942e2c9e	104	flush_cache_all();
367cd31e	105	smp_wmb();
e97ca477 SS	106
	107	if (!cpu1_clkdm)
	108	cpu1_clkdm = clkdm_lookup("mpu1_clkdm");
	109
	110	/*
	111	* The SGI(Software Generated Interrupts) are not wakeup capable
	112	* from low power states. This is known limitation on OMAP4 and
	113	* needs to be worked around by using software forced clockdomain
	114	* wake-up. To wakeup CPU1, CPU0 forces the CPU1 clockdomain to
	115	* software force wakeup. The clockdomain is then put back to
	116	* hardware supervised mode.
	117	* More details can be found in OMAP4430 TRM - Version J
	118	* Section :
	119	* 4.3.4.2 Power States of CPU0 and CPU1
	120	*/
	121	if (booted) {
ff999b8a SS	122	/*
	123	* GIC distributor control register has changed between
	124	* CortexA9 r1pX and r2pX. The Control Register secure
	125	* banked version is now composed of 2 bits:
	126	* bit 0 == Secure Enable
	127	* bit 1 == Non-Secure Enable
	128	* The Non-Secure banked register has not changed
	129	* Because the ROM Code is based on the r1pX GIC, the CPU1
	130	* GIC restoration will cause a problem to CPU0 Non-Secure SW.
	131	* The workaround must be:
	132	* 1) Before doing the CPU1 wakeup, CPU0 must disable
	133	* the GIC distributor
	134	* 2) CPU1 must re-enable the GIC distributor on
	135	* it's wakeup path.
	136	*/
	137	if (IS_PM44XX_ERRATUM(PM_OMAP4_ROM_SMP_BOOT_ERRATUM_GICD))
	138	gic_dist_disable();
	139
e97ca477 SS	140	clkdm_wakeup(cpu1_clkdm);
	141	clkdm_allow_idle(cpu1_clkdm);
	142	} else {
	143	dsb_sev();
	144	booted = true;
	145	}
	146
79d15ce9	147	gic_raise_softirq(cpumask_of(cpu), 0);
367cd31e	148
367cd31e SS	149	/*
	150	* Now the secondary core is starting up let it run its
	151	* calibrations, then wait for it to finish
	152	*/
	153	spin_unlock(&boot_lock);
	154
	155	return 0;
	156	}
	157
	158	static void __init wakeup_secondary(void)
	159	{
ff999b8a	160	void *startup_addr = omap_secondary_startup;
247c445c	161	void __iomem *base = omap_get_wakeupgen_base();
ff999b8a SS	162
	163	if (cpu_is_omap446x()) {
	164	startup_addr = omap_secondary_startup_4460;
	165	pm44xx_errata \|= PM_OMAP4_ROM_SMP_BOOT_ERRATUM_GICD;
	166	}
	167
367cd31e SS	168	/*
367cd31e SS	169	* Write the address of secondary startup routine into the
942e2c9e	170	* AuxCoreBoot1 where ROM code will jump and start executing
367cd31e SS	171	* on secondary core once out of WFE
	172	* A barrier is added to ensure that write buffer is drained
	173	*/
247c445c	174	if (omap_secure_apis_support())
ff999b8a	175	omap_auxcoreboot_addr(virt_to_phys(startup_addr));
247c445c SS	176	else
	177	__raw_writel(virt_to_phys(omap5_secondary_startup),
	178	base + OMAP_AUX_CORE_BOOT_1);
	179
367cd31e SS	180	smp_wmb();
	181
	182	/*
	183	* Send a 'sev' to wake the secondary core from WFE.
942e2c9e	184	* Drain the outstanding writes to memory
367cd31e	185	*/
a4192d32	186	dsb_sev();
367cd31e SS	187	mb();
	188	}
	189
	190	/*
	191	* Initialise the CPU possible map early - this describes the CPUs
	192	* which may be present or become present in the system.
	193	*/
06915321	194	static void __init omap4_smp_init_cpus(void)
367cd31e	195	{
283f708c SS	196	unsigned int i = 0, ncores = 1, cpu_id;
	197
	198	/* Use ARM cpuid check here, as SoC detection will not work so early */
	199	cpu_id = read_cpuid(CPUID_ID) & CPU_MASK;
	200	if (cpu_id == CPU_CORTEX_A9) {
	201	/*
	202	* Currently we can't call ioremap here because
	203	* SoC detection won't work until after init_early.
	204	*/
	205	scu_base = OMAP2_L4_IO_ADDRESS(OMAP44XX_SCU_BASE);
	206	BUG_ON(!scu_base);
	207	ncores = scu_get_core_count(scu_base);
	208	} else if (cpu_id == CPU_CORTEX_A15) {
	209	ncores = OMAP5_CORE_COUNT;
	210	}
367cd31e SS	211
367cd31e SS	212	/* sanity check */
a06f916b RK	213	if (ncores > nr_cpu_ids) {
	214	pr_warn("SMP: %u cores greater than maximum (%u), clipping\n",
	215	ncores, nr_cpu_ids);
	216	ncores = nr_cpu_ids;
367cd31e	217	}
367cd31e	218
bbc3d14e RK	219	for (i = 0; i < ncores; i++)
bbc3d14e RK	220	set_cpu_possible(i, true);
0f7b332f RK	221
0f7b332f RK	222	set_smp_cross_call(gic_raise_softirq);
bbc3d14e RK	223	}
bbc3d14e RK	224
06915321	225	static void __init omap4_smp_prepare_cpus(unsigned int max_cpus)
bbc3d14e	226	{
367cd31e	227
05c74a6c RK	228	/*
	229	* Initialise the SCU and wake up the secondary core using
	230	* wakeup_secondary().
	231	*/
283f708c SS	232	if (scu_base)
283f708c SS	233	scu_enable(scu_base);
05c74a6c	234	wakeup_secondary();
367cd31e	235	}
06915321 MZ	236
	237	struct smp_operations omap4_smp_ops __initdata = {
	238	.smp_init_cpus = omap4_smp_init_cpus,
	239	.smp_prepare_cpus = omap4_smp_prepare_cpus,
	240	.smp_secondary_init = omap4_secondary_init,
	241	.smp_boot_secondary = omap4_boot_secondary,
	242	#ifdef CONFIG_HOTPLUG_CPU
	243	.cpu_die = omap4_cpu_die,
	244	#endif
	245	};