OMAP2+: hwmod: Init clkdm field at boot time
[deliverable/linux.git] / arch / arm / mach-omap2 / omap_hwmod.c
CommitLineData
63c85238
PW
1/*
2 * omap_hwmod implementation for OMAP2/3/4
3 *
550c8092 4 * Copyright (C) 2009-2011 Nokia Corporation
78183f3f 5 * Copyright (C) 2011 Texas Instruments, Inc.
63c85238 6 *
4788da26
PW
7 * Paul Walmsley, Benoît Cousson, Kevin Hilman
8 *
9 * Created in collaboration with (alphabetical order): Thara Gopinath,
10 * Tony Lindgren, Rajendra Nayak, Vikram Pandita, Sakari Poussa, Anand
11 * Sawant, Santosh Shilimkar, Richard Woodruff
63c85238
PW
12 *
13 * This program is free software; you can redistribute it and/or modify
14 * it under the terms of the GNU General Public License version 2 as
15 * published by the Free Software Foundation.
16 *
74ff3a68
PW
17 * Introduction
18 * ------------
19 * One way to view an OMAP SoC is as a collection of largely unrelated
20 * IP blocks connected by interconnects. The IP blocks include
21 * devices such as ARM processors, audio serial interfaces, UARTs,
22 * etc. Some of these devices, like the DSP, are created by TI;
23 * others, like the SGX, largely originate from external vendors. In
24 * TI's documentation, on-chip devices are referred to as "OMAP
25 * modules." Some of these IP blocks are identical across several
26 * OMAP versions. Others are revised frequently.
63c85238 27 *
74ff3a68
PW
28 * These OMAP modules are tied together by various interconnects.
29 * Most of the address and data flow between modules is via OCP-based
30 * interconnects such as the L3 and L4 buses; but there are other
31 * interconnects that distribute the hardware clock tree, handle idle
32 * and reset signaling, supply power, and connect the modules to
33 * various pads or balls on the OMAP package.
34 *
35 * OMAP hwmod provides a consistent way to describe the on-chip
36 * hardware blocks and their integration into the rest of the chip.
37 * This description can be automatically generated from the TI
38 * hardware database. OMAP hwmod provides a standard, consistent API
39 * to reset, enable, idle, and disable these hardware blocks. And
40 * hwmod provides a way for other core code, such as the Linux device
41 * code or the OMAP power management and address space mapping code,
42 * to query the hardware database.
43 *
44 * Using hwmod
45 * -----------
46 * Drivers won't call hwmod functions directly. That is done by the
47 * omap_device code, and in rare occasions, by custom integration code
48 * in arch/arm/ *omap*. The omap_device code includes functions to
49 * build a struct platform_device using omap_hwmod data, and that is
50 * currently how hwmod data is communicated to drivers and to the
51 * Linux driver model. Most drivers will call omap_hwmod functions only
52 * indirectly, via pm_runtime*() functions.
53 *
54 * From a layering perspective, here is where the OMAP hwmod code
55 * fits into the kernel software stack:
56 *
57 * +-------------------------------+
58 * | Device driver code |
59 * | (e.g., drivers/) |
60 * +-------------------------------+
61 * | Linux driver model |
62 * | (platform_device / |
63 * | platform_driver data/code) |
64 * +-------------------------------+
65 * | OMAP core-driver integration |
66 * |(arch/arm/mach-omap2/devices.c)|
67 * +-------------------------------+
68 * | omap_device code |
69 * | (../plat-omap/omap_device.c) |
70 * +-------------------------------+
71 * ----> | omap_hwmod code/data | <-----
72 * | (../mach-omap2/omap_hwmod*) |
73 * +-------------------------------+
74 * | OMAP clock/PRCM/register fns |
75 * | (__raw_{read,write}l, clk*) |
76 * +-------------------------------+
77 *
78 * Device drivers should not contain any OMAP-specific code or data in
79 * them. They should only contain code to operate the IP block that
80 * the driver is responsible for. This is because these IP blocks can
81 * also appear in other SoCs, either from TI (such as DaVinci) or from
82 * other manufacturers; and drivers should be reusable across other
83 * platforms.
84 *
85 * The OMAP hwmod code also will attempt to reset and idle all on-chip
86 * devices upon boot. The goal here is for the kernel to be
87 * completely self-reliant and independent from bootloaders. This is
88 * to ensure a repeatable configuration, both to ensure consistent
89 * runtime behavior, and to make it easier for others to reproduce
90 * bugs.
91 *
92 * OMAP module activity states
93 * ---------------------------
94 * The hwmod code considers modules to be in one of several activity
95 * states. IP blocks start out in an UNKNOWN state, then once they
96 * are registered via the hwmod code, proceed to the REGISTERED state.
97 * Once their clock names are resolved to clock pointers, the module
98 * enters the CLKS_INITED state; and finally, once the module has been
99 * reset and the integration registers programmed, the INITIALIZED state
100 * is entered. The hwmod code will then place the module into either
101 * the IDLE state to save power, or in the case of a critical system
102 * module, the ENABLED state.
103 *
104 * OMAP core integration code can then call omap_hwmod*() functions
105 * directly to move the module between the IDLE, ENABLED, and DISABLED
106 * states, as needed. This is done during both the PM idle loop, and
107 * in the OMAP core integration code's implementation of the PM runtime
108 * functions.
109 *
110 * References
111 * ----------
112 * This is a partial list.
63c85238
PW
113 * - OMAP2420 Multimedia Processor Silicon Revision 2.1.1, 2.2 (SWPU064)
114 * - OMAP2430 Multimedia Device POP Silicon Revision 2.1 (SWPU090)
115 * - OMAP34xx Multimedia Device Silicon Revision 3.1 (SWPU108)
116 * - OMAP4430 Multimedia Device Silicon Revision 1.0 (SWPU140)
117 * - Open Core Protocol Specification 2.2
118 *
119 * To do:
63c85238
PW
120 * - handle IO mapping
121 * - bus throughput & module latency measurement code
122 *
123 * XXX add tests at the beginning of each function to ensure the hwmod is
124 * in the appropriate state
125 * XXX error return values should be checked to ensure that they are
126 * appropriate
127 */
128#undef DEBUG
129
130#include <linux/kernel.h>
131#include <linux/errno.h>
132#include <linux/io.h>
133#include <linux/clk.h>
134#include <linux/delay.h>
135#include <linux/err.h>
136#include <linux/list.h>
137#include <linux/mutex.h>
dc6d1cda 138#include <linux/spinlock.h>
63c85238 139
6f8b7ff5 140#include <plat/common.h>
ce491cf8 141#include <plat/cpu.h>
1540f214 142#include "clockdomain.h"
72e06d08 143#include "powerdomain.h"
ce491cf8
TL
144#include <plat/clock.h>
145#include <plat/omap_hwmod.h>
5365efbe 146#include <plat/prcm.h>
63c85238 147
59fb659b
PW
148#include "cm2xxx_3xxx.h"
149#include "cm44xx.h"
150#include "prm2xxx_3xxx.h"
d198b514 151#include "prm44xx.h"
8d9af88f 152#include "mux.h"
63c85238 153
5365efbe
BC
154/* Maximum microseconds to wait for OMAP module to softreset */
155#define MAX_MODULE_SOFTRESET_WAIT 10000
63c85238
PW
156
157/* Name of the OMAP hwmod for the MPU */
5c2c0296 158#define MPU_INITIATOR_NAME "mpu"
63c85238
PW
159
160/* omap_hwmod_list contains all registered struct omap_hwmods */
161static LIST_HEAD(omap_hwmod_list);
162
63c85238
PW
163/* mpu_oh: used to add/remove MPU initiator from sleepdep list */
164static struct omap_hwmod *mpu_oh;
165
63c85238
PW
166
167/* Private functions */
168
169/**
170 * _update_sysc_cache - return the module OCP_SYSCONFIG register, keep copy
171 * @oh: struct omap_hwmod *
172 *
173 * Load the current value of the hwmod OCP_SYSCONFIG register into the
174 * struct omap_hwmod for later use. Returns -EINVAL if the hwmod has no
175 * OCP_SYSCONFIG register or 0 upon success.
176 */
177static int _update_sysc_cache(struct omap_hwmod *oh)
178{
43b40992
PW
179 if (!oh->class->sysc) {
180 WARN(1, "omap_hwmod: %s: cannot read OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name);
63c85238
PW
181 return -EINVAL;
182 }
183
184 /* XXX ensure module interface clock is up */
185
cc7a1d2a 186 oh->_sysc_cache = omap_hwmod_read(oh, oh->class->sysc->sysc_offs);
63c85238 187
43b40992 188 if (!(oh->class->sysc->sysc_flags & SYSC_NO_CACHE))
883edfdd 189 oh->_int_flags |= _HWMOD_SYSCONFIG_LOADED;
63c85238
PW
190
191 return 0;
192}
193
194/**
195 * _write_sysconfig - write a value to the module's OCP_SYSCONFIG register
196 * @v: OCP_SYSCONFIG value to write
197 * @oh: struct omap_hwmod *
198 *
43b40992
PW
199 * Write @v into the module class' OCP_SYSCONFIG register, if it has
200 * one. No return value.
63c85238
PW
201 */
202static void _write_sysconfig(u32 v, struct omap_hwmod *oh)
203{
43b40992
PW
204 if (!oh->class->sysc) {
205 WARN(1, "omap_hwmod: %s: cannot write OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name);
63c85238
PW
206 return;
207 }
208
209 /* XXX ensure module interface clock is up */
210
233cbe5b
RN
211 /* Module might have lost context, always update cache and register */
212 oh->_sysc_cache = v;
213 omap_hwmod_write(v, oh, oh->class->sysc->sysc_offs);
63c85238
PW
214}
215
216/**
217 * _set_master_standbymode: set the OCP_SYSCONFIG MIDLEMODE field in @v
218 * @oh: struct omap_hwmod *
219 * @standbymode: MIDLEMODE field bits
220 * @v: pointer to register contents to modify
221 *
222 * Update the master standby mode bits in @v to be @standbymode for
223 * the @oh hwmod. Does not write to the hardware. Returns -EINVAL
224 * upon error or 0 upon success.
225 */
226static int _set_master_standbymode(struct omap_hwmod *oh, u8 standbymode,
227 u32 *v)
228{
358f0e63
TG
229 u32 mstandby_mask;
230 u8 mstandby_shift;
231
43b40992
PW
232 if (!oh->class->sysc ||
233 !(oh->class->sysc->sysc_flags & SYSC_HAS_MIDLEMODE))
63c85238
PW
234 return -EINVAL;
235
43b40992
PW
236 if (!oh->class->sysc->sysc_fields) {
237 WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
358f0e63
TG
238 return -EINVAL;
239 }
240
43b40992 241 mstandby_shift = oh->class->sysc->sysc_fields->midle_shift;
358f0e63
TG
242 mstandby_mask = (0x3 << mstandby_shift);
243
244 *v &= ~mstandby_mask;
245 *v |= __ffs(standbymode) << mstandby_shift;
63c85238
PW
246
247 return 0;
248}
249
250/**
251 * _set_slave_idlemode: set the OCP_SYSCONFIG SIDLEMODE field in @v
252 * @oh: struct omap_hwmod *
253 * @idlemode: SIDLEMODE field bits
254 * @v: pointer to register contents to modify
255 *
256 * Update the slave idle mode bits in @v to be @idlemode for the @oh
257 * hwmod. Does not write to the hardware. Returns -EINVAL upon error
258 * or 0 upon success.
259 */
260static int _set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode, u32 *v)
261{
358f0e63
TG
262 u32 sidle_mask;
263 u8 sidle_shift;
264
43b40992
PW
265 if (!oh->class->sysc ||
266 !(oh->class->sysc->sysc_flags & SYSC_HAS_SIDLEMODE))
63c85238
PW
267 return -EINVAL;
268
43b40992
PW
269 if (!oh->class->sysc->sysc_fields) {
270 WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
358f0e63
TG
271 return -EINVAL;
272 }
273
43b40992 274 sidle_shift = oh->class->sysc->sysc_fields->sidle_shift;
358f0e63
TG
275 sidle_mask = (0x3 << sidle_shift);
276
277 *v &= ~sidle_mask;
278 *v |= __ffs(idlemode) << sidle_shift;
63c85238
PW
279
280 return 0;
281}
282
283/**
284 * _set_clockactivity: set OCP_SYSCONFIG.CLOCKACTIVITY bits in @v
285 * @oh: struct omap_hwmod *
286 * @clockact: CLOCKACTIVITY field bits
287 * @v: pointer to register contents to modify
288 *
289 * Update the clockactivity mode bits in @v to be @clockact for the
290 * @oh hwmod. Used for additional powersaving on some modules. Does
291 * not write to the hardware. Returns -EINVAL upon error or 0 upon
292 * success.
293 */
294static int _set_clockactivity(struct omap_hwmod *oh, u8 clockact, u32 *v)
295{
358f0e63
TG
296 u32 clkact_mask;
297 u8 clkact_shift;
298
43b40992
PW
299 if (!oh->class->sysc ||
300 !(oh->class->sysc->sysc_flags & SYSC_HAS_CLOCKACTIVITY))
63c85238
PW
301 return -EINVAL;
302
43b40992
PW
303 if (!oh->class->sysc->sysc_fields) {
304 WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
358f0e63
TG
305 return -EINVAL;
306 }
307
43b40992 308 clkact_shift = oh->class->sysc->sysc_fields->clkact_shift;
358f0e63
TG
309 clkact_mask = (0x3 << clkact_shift);
310
311 *v &= ~clkact_mask;
312 *v |= clockact << clkact_shift;
63c85238
PW
313
314 return 0;
315}
316
317/**
318 * _set_softreset: set OCP_SYSCONFIG.CLOCKACTIVITY bits in @v
319 * @oh: struct omap_hwmod *
320 * @v: pointer to register contents to modify
321 *
322 * Set the SOFTRESET bit in @v for hwmod @oh. Returns -EINVAL upon
323 * error or 0 upon success.
324 */
325static int _set_softreset(struct omap_hwmod *oh, u32 *v)
326{
358f0e63
TG
327 u32 softrst_mask;
328
43b40992
PW
329 if (!oh->class->sysc ||
330 !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET))
63c85238
PW
331 return -EINVAL;
332
43b40992
PW
333 if (!oh->class->sysc->sysc_fields) {
334 WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
358f0e63
TG
335 return -EINVAL;
336 }
337
43b40992 338 softrst_mask = (0x1 << oh->class->sysc->sysc_fields->srst_shift);
358f0e63
TG
339
340 *v |= softrst_mask;
63c85238
PW
341
342 return 0;
343}
344
726072e5
PW
345/**
346 * _set_module_autoidle: set the OCP_SYSCONFIG AUTOIDLE field in @v
347 * @oh: struct omap_hwmod *
348 * @autoidle: desired AUTOIDLE bitfield value (0 or 1)
349 * @v: pointer to register contents to modify
350 *
351 * Update the module autoidle bit in @v to be @autoidle for the @oh
352 * hwmod. The autoidle bit controls whether the module can gate
353 * internal clocks automatically when it isn't doing anything; the
354 * exact function of this bit varies on a per-module basis. This
355 * function does not write to the hardware. Returns -EINVAL upon
356 * error or 0 upon success.
357 */
358static int _set_module_autoidle(struct omap_hwmod *oh, u8 autoidle,
359 u32 *v)
360{
358f0e63
TG
361 u32 autoidle_mask;
362 u8 autoidle_shift;
363
43b40992
PW
364 if (!oh->class->sysc ||
365 !(oh->class->sysc->sysc_flags & SYSC_HAS_AUTOIDLE))
726072e5
PW
366 return -EINVAL;
367
43b40992
PW
368 if (!oh->class->sysc->sysc_fields) {
369 WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
358f0e63
TG
370 return -EINVAL;
371 }
372
43b40992 373 autoidle_shift = oh->class->sysc->sysc_fields->autoidle_shift;
8985b63d 374 autoidle_mask = (0x1 << autoidle_shift);
358f0e63
TG
375
376 *v &= ~autoidle_mask;
377 *v |= autoidle << autoidle_shift;
726072e5
PW
378
379 return 0;
380}
381
63c85238
PW
382/**
383 * _enable_wakeup: set OCP_SYSCONFIG.ENAWAKEUP bit in the hardware
384 * @oh: struct omap_hwmod *
385 *
386 * Allow the hardware module @oh to send wakeups. Returns -EINVAL
387 * upon error or 0 upon success.
388 */
5a7ddcbd 389static int _enable_wakeup(struct omap_hwmod *oh, u32 *v)
63c85238 390{
43b40992 391 if (!oh->class->sysc ||
86009eb3 392 !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) ||
724019b0
BC
393 (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) ||
394 (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)))
63c85238
PW
395 return -EINVAL;
396
43b40992
PW
397 if (!oh->class->sysc->sysc_fields) {
398 WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
358f0e63
TG
399 return -EINVAL;
400 }
401
1fe74113
BC
402 if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)
403 *v |= 0x1 << oh->class->sysc->sysc_fields->enwkup_shift;
63c85238 404
86009eb3
BC
405 if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP)
406 _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
724019b0
BC
407 if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
408 _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
86009eb3 409
63c85238
PW
410 /* XXX test pwrdm_get_wken for this hwmod's subsystem */
411
412 oh->_int_flags |= _HWMOD_WAKEUP_ENABLED;
413
414 return 0;
415}
416
417/**
418 * _disable_wakeup: clear OCP_SYSCONFIG.ENAWAKEUP bit in the hardware
419 * @oh: struct omap_hwmod *
420 *
421 * Prevent the hardware module @oh to send wakeups. Returns -EINVAL
422 * upon error or 0 upon success.
423 */
5a7ddcbd 424static int _disable_wakeup(struct omap_hwmod *oh, u32 *v)
63c85238 425{
43b40992 426 if (!oh->class->sysc ||
86009eb3 427 !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) ||
724019b0
BC
428 (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) ||
429 (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)))
63c85238
PW
430 return -EINVAL;
431
43b40992
PW
432 if (!oh->class->sysc->sysc_fields) {
433 WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
358f0e63
TG
434 return -EINVAL;
435 }
436
1fe74113
BC
437 if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)
438 *v &= ~(0x1 << oh->class->sysc->sysc_fields->enwkup_shift);
63c85238 439
86009eb3
BC
440 if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP)
441 _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART, v);
724019b0
BC
442 if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
443 _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
86009eb3 444
63c85238
PW
445 /* XXX test pwrdm_get_wken for this hwmod's subsystem */
446
447 oh->_int_flags &= ~_HWMOD_WAKEUP_ENABLED;
448
449 return 0;
450}
451
452/**
453 * _add_initiator_dep: prevent @oh from smart-idling while @init_oh is active
454 * @oh: struct omap_hwmod *
455 *
456 * Prevent the hardware module @oh from entering idle while the
457 * hardare module initiator @init_oh is active. Useful when a module
458 * will be accessed by a particular initiator (e.g., if a module will
459 * be accessed by the IVA, there should be a sleepdep between the IVA
460 * initiator and the module). Only applies to modules in smart-idle
570b54c7
PW
461 * mode. If the clockdomain is marked as not needing autodeps, return
462 * 0 without doing anything. Otherwise, returns -EINVAL upon error or
463 * passes along clkdm_add_sleepdep() value upon success.
63c85238
PW
464 */
465static int _add_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
466{
467 if (!oh->_clk)
468 return -EINVAL;
469
570b54c7
PW
470 if (oh->_clk->clkdm && oh->_clk->clkdm->flags & CLKDM_NO_AUTODEPS)
471 return 0;
472
55ed9694 473 return clkdm_add_sleepdep(oh->_clk->clkdm, init_oh->_clk->clkdm);
63c85238
PW
474}
475
476/**
477 * _del_initiator_dep: allow @oh to smart-idle even if @init_oh is active
478 * @oh: struct omap_hwmod *
479 *
480 * Allow the hardware module @oh to enter idle while the hardare
481 * module initiator @init_oh is active. Useful when a module will not
482 * be accessed by a particular initiator (e.g., if a module will not
483 * be accessed by the IVA, there should be no sleepdep between the IVA
484 * initiator and the module). Only applies to modules in smart-idle
570b54c7
PW
485 * mode. If the clockdomain is marked as not needing autodeps, return
486 * 0 without doing anything. Returns -EINVAL upon error or passes
487 * along clkdm_del_sleepdep() value upon success.
63c85238
PW
488 */
489static int _del_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
490{
491 if (!oh->_clk)
492 return -EINVAL;
493
570b54c7
PW
494 if (oh->_clk->clkdm && oh->_clk->clkdm->flags & CLKDM_NO_AUTODEPS)
495 return 0;
496
55ed9694 497 return clkdm_del_sleepdep(oh->_clk->clkdm, init_oh->_clk->clkdm);
63c85238
PW
498}
499
500/**
501 * _init_main_clk - get a struct clk * for the the hwmod's main functional clk
502 * @oh: struct omap_hwmod *
503 *
504 * Called from _init_clocks(). Populates the @oh _clk (main
505 * functional clock pointer) if a main_clk is present. Returns 0 on
506 * success or -EINVAL on error.
507 */
508static int _init_main_clk(struct omap_hwmod *oh)
509{
63c85238
PW
510 int ret = 0;
511
50ebdac2 512 if (!oh->main_clk)
63c85238
PW
513 return 0;
514
63403384 515 oh->_clk = omap_clk_get_by_name(oh->main_clk);
dc75925d 516 if (!oh->_clk) {
20383d82
BC
517 pr_warning("omap_hwmod: %s: cannot clk_get main_clk %s\n",
518 oh->name, oh->main_clk);
63403384 519 return -EINVAL;
dc75925d 520 }
63c85238 521
63403384
BC
522 if (!oh->_clk->clkdm)
523 pr_warning("omap_hwmod: %s: missing clockdomain for %s.\n",
524 oh->main_clk, oh->_clk->name);
81d7c6ff 525
63c85238
PW
526 return ret;
527}
528
529/**
887adeac 530 * _init_interface_clks - get a struct clk * for the the hwmod's interface clks
63c85238
PW
531 * @oh: struct omap_hwmod *
532 *
533 * Called from _init_clocks(). Populates the @oh OCP slave interface
534 * clock pointers. Returns 0 on success or -EINVAL on error.
535 */
536static int _init_interface_clks(struct omap_hwmod *oh)
537{
63c85238
PW
538 struct clk *c;
539 int i;
540 int ret = 0;
541
542 if (oh->slaves_cnt == 0)
543 return 0;
544
682fdc96
BC
545 for (i = 0; i < oh->slaves_cnt; i++) {
546 struct omap_hwmod_ocp_if *os = oh->slaves[i];
547
50ebdac2 548 if (!os->clk)
63c85238
PW
549 continue;
550
50ebdac2 551 c = omap_clk_get_by_name(os->clk);
dc75925d 552 if (!c) {
20383d82
BC
553 pr_warning("omap_hwmod: %s: cannot clk_get interface_clk %s\n",
554 oh->name, os->clk);
63c85238 555 ret = -EINVAL;
dc75925d 556 }
63c85238
PW
557 os->_clk = c;
558 }
559
560 return ret;
561}
562
563/**
564 * _init_opt_clk - get a struct clk * for the the hwmod's optional clocks
565 * @oh: struct omap_hwmod *
566 *
567 * Called from _init_clocks(). Populates the @oh omap_hwmod_opt_clk
568 * clock pointers. Returns 0 on success or -EINVAL on error.
569 */
570static int _init_opt_clks(struct omap_hwmod *oh)
571{
572 struct omap_hwmod_opt_clk *oc;
573 struct clk *c;
574 int i;
575 int ret = 0;
576
577 for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++) {
50ebdac2 578 c = omap_clk_get_by_name(oc->clk);
dc75925d 579 if (!c) {
20383d82
BC
580 pr_warning("omap_hwmod: %s: cannot clk_get opt_clk %s\n",
581 oh->name, oc->clk);
63c85238 582 ret = -EINVAL;
dc75925d 583 }
63c85238
PW
584 oc->_clk = c;
585 }
586
587 return ret;
588}
589
590/**
591 * _enable_clocks - enable hwmod main clock and interface clocks
592 * @oh: struct omap_hwmod *
593 *
594 * Enables all clocks necessary for register reads and writes to succeed
595 * on the hwmod @oh. Returns 0.
596 */
597static int _enable_clocks(struct omap_hwmod *oh)
598{
63c85238
PW
599 int i;
600
601 pr_debug("omap_hwmod: %s: enabling clocks\n", oh->name);
602
4d3ae5a9 603 if (oh->_clk)
63c85238
PW
604 clk_enable(oh->_clk);
605
606 if (oh->slaves_cnt > 0) {
682fdc96
BC
607 for (i = 0; i < oh->slaves_cnt; i++) {
608 struct omap_hwmod_ocp_if *os = oh->slaves[i];
63c85238
PW
609 struct clk *c = os->_clk;
610
4d3ae5a9 611 if (c && (os->flags & OCPIF_SWSUP_IDLE))
63c85238
PW
612 clk_enable(c);
613 }
614 }
615
616 /* The opt clocks are controlled by the device driver. */
617
618 return 0;
619}
620
621/**
622 * _disable_clocks - disable hwmod main clock and interface clocks
623 * @oh: struct omap_hwmod *
624 *
625 * Disables the hwmod @oh main functional and interface clocks. Returns 0.
626 */
627static int _disable_clocks(struct omap_hwmod *oh)
628{
63c85238
PW
629 int i;
630
631 pr_debug("omap_hwmod: %s: disabling clocks\n", oh->name);
632
4d3ae5a9 633 if (oh->_clk)
63c85238
PW
634 clk_disable(oh->_clk);
635
636 if (oh->slaves_cnt > 0) {
682fdc96
BC
637 for (i = 0; i < oh->slaves_cnt; i++) {
638 struct omap_hwmod_ocp_if *os = oh->slaves[i];
63c85238
PW
639 struct clk *c = os->_clk;
640
4d3ae5a9 641 if (c && (os->flags & OCPIF_SWSUP_IDLE))
63c85238
PW
642 clk_disable(c);
643 }
644 }
645
646 /* The opt clocks are controlled by the device driver. */
647
648 return 0;
649}
650
96835af9
BC
651static void _enable_optional_clocks(struct omap_hwmod *oh)
652{
653 struct omap_hwmod_opt_clk *oc;
654 int i;
655
656 pr_debug("omap_hwmod: %s: enabling optional clocks\n", oh->name);
657
658 for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
659 if (oc->_clk) {
660 pr_debug("omap_hwmod: enable %s:%s\n", oc->role,
661 oc->_clk->name);
662 clk_enable(oc->_clk);
663 }
664}
665
666static void _disable_optional_clocks(struct omap_hwmod *oh)
667{
668 struct omap_hwmod_opt_clk *oc;
669 int i;
670
671 pr_debug("omap_hwmod: %s: disabling optional clocks\n", oh->name);
672
673 for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
674 if (oc->_clk) {
675 pr_debug("omap_hwmod: disable %s:%s\n", oc->role,
676 oc->_clk->name);
677 clk_disable(oc->_clk);
678 }
679}
680
212738a4
PW
681/**
682 * _count_mpu_irqs - count the number of MPU IRQ lines associated with @oh
683 * @oh: struct omap_hwmod *oh
684 *
685 * Count and return the number of MPU IRQs associated with the hwmod
686 * @oh. Used to allocate struct resource data. Returns 0 if @oh is
687 * NULL.
688 */
689static int _count_mpu_irqs(struct omap_hwmod *oh)
690{
691 struct omap_hwmod_irq_info *ohii;
692 int i = 0;
693
694 if (!oh || !oh->mpu_irqs)
695 return 0;
696
697 do {
698 ohii = &oh->mpu_irqs[i++];
699 } while (ohii->irq != -1);
700
701 return i;
702}
703
bc614958
PW
704/**
705 * _count_sdma_reqs - count the number of SDMA request lines associated with @oh
706 * @oh: struct omap_hwmod *oh
707 *
708 * Count and return the number of SDMA request lines associated with
709 * the hwmod @oh. Used to allocate struct resource data. Returns 0
710 * if @oh is NULL.
711 */
712static int _count_sdma_reqs(struct omap_hwmod *oh)
713{
714 struct omap_hwmod_dma_info *ohdi;
715 int i = 0;
716
717 if (!oh || !oh->sdma_reqs)
718 return 0;
719
720 do {
721 ohdi = &oh->sdma_reqs[i++];
722 } while (ohdi->dma_req != -1);
723
724 return i;
725}
726
78183f3f
PW
727/**
728 * _count_ocp_if_addr_spaces - count the number of address space entries for @oh
729 * @oh: struct omap_hwmod *oh
730 *
731 * Count and return the number of address space ranges associated with
732 * the hwmod @oh. Used to allocate struct resource data. Returns 0
733 * if @oh is NULL.
734 */
735static int _count_ocp_if_addr_spaces(struct omap_hwmod_ocp_if *os)
736{
737 struct omap_hwmod_addr_space *mem;
738 int i = 0;
739
740 if (!os || !os->addr)
741 return 0;
742
743 do {
744 mem = &os->addr[i++];
745 } while (mem->pa_start != mem->pa_end);
746
747 return i;
748}
749
63c85238
PW
750/**
751 * _find_mpu_port_index - find hwmod OCP slave port ID intended for MPU use
752 * @oh: struct omap_hwmod *
753 *
754 * Returns the array index of the OCP slave port that the MPU
755 * addresses the device on, or -EINVAL upon error or not found.
756 */
01592df9 757static int __init _find_mpu_port_index(struct omap_hwmod *oh)
63c85238 758{
63c85238
PW
759 int i;
760 int found = 0;
761
762 if (!oh || oh->slaves_cnt == 0)
763 return -EINVAL;
764
682fdc96
BC
765 for (i = 0; i < oh->slaves_cnt; i++) {
766 struct omap_hwmod_ocp_if *os = oh->slaves[i];
767
63c85238
PW
768 if (os->user & OCP_USER_MPU) {
769 found = 1;
770 break;
771 }
772 }
773
774 if (found)
775 pr_debug("omap_hwmod: %s: MPU OCP slave port ID %d\n",
776 oh->name, i);
777 else
778 pr_debug("omap_hwmod: %s: no MPU OCP slave port found\n",
779 oh->name);
780
781 return (found) ? i : -EINVAL;
782}
783
784/**
785 * _find_mpu_rt_base - find hwmod register target base addr accessible by MPU
786 * @oh: struct omap_hwmod *
787 *
788 * Return the virtual address of the base of the register target of
789 * device @oh, or NULL on error.
790 */
01592df9 791static void __iomem * __init _find_mpu_rt_base(struct omap_hwmod *oh, u8 index)
63c85238
PW
792{
793 struct omap_hwmod_ocp_if *os;
794 struct omap_hwmod_addr_space *mem;
78183f3f 795 int i = 0, found = 0;
986a13f5 796 void __iomem *va_start;
63c85238
PW
797
798 if (!oh || oh->slaves_cnt == 0)
799 return NULL;
800
682fdc96 801 os = oh->slaves[index];
63c85238 802
78183f3f
PW
803 if (!os->addr)
804 return NULL;
805
806 do {
807 mem = &os->addr[i++];
808 if (mem->flags & ADDR_TYPE_RT)
63c85238 809 found = 1;
78183f3f 810 } while (!found && mem->pa_start != mem->pa_end);
63c85238 811
986a13f5
TL
812 if (found) {
813 va_start = ioremap(mem->pa_start, mem->pa_end - mem->pa_start);
814 if (!va_start) {
815 pr_err("omap_hwmod: %s: Could not ioremap\n", oh->name);
816 return NULL;
817 }
63c85238 818 pr_debug("omap_hwmod: %s: MPU register target at va %p\n",
986a13f5
TL
819 oh->name, va_start);
820 } else {
63c85238
PW
821 pr_debug("omap_hwmod: %s: no MPU register target found\n",
822 oh->name);
986a13f5 823 }
63c85238 824
986a13f5 825 return (found) ? va_start : NULL;
63c85238
PW
826}
827
828/**
74ff3a68 829 * _enable_sysc - try to bring a module out of idle via OCP_SYSCONFIG
63c85238
PW
830 * @oh: struct omap_hwmod *
831 *
832 * If module is marked as SWSUP_SIDLE, force the module out of slave
833 * idle; otherwise, configure it for smart-idle. If module is marked
834 * as SWSUP_MSUSPEND, force the module out of master standby;
835 * otherwise, configure it for smart-standby. No return value.
836 */
74ff3a68 837static void _enable_sysc(struct omap_hwmod *oh)
63c85238 838{
43b40992 839 u8 idlemode, sf;
63c85238
PW
840 u32 v;
841
43b40992 842 if (!oh->class->sysc)
63c85238
PW
843 return;
844
845 v = oh->_sysc_cache;
43b40992 846 sf = oh->class->sysc->sysc_flags;
63c85238 847
43b40992 848 if (sf & SYSC_HAS_SIDLEMODE) {
63c85238
PW
849 idlemode = (oh->flags & HWMOD_SWSUP_SIDLE) ?
850 HWMOD_IDLEMODE_NO : HWMOD_IDLEMODE_SMART;
851 _set_slave_idlemode(oh, idlemode, &v);
852 }
853
43b40992 854 if (sf & SYSC_HAS_MIDLEMODE) {
724019b0
BC
855 if (oh->flags & HWMOD_SWSUP_MSTANDBY) {
856 idlemode = HWMOD_IDLEMODE_NO;
857 } else {
858 if (sf & SYSC_HAS_ENAWAKEUP)
859 _enable_wakeup(oh, &v);
860 if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
861 idlemode = HWMOD_IDLEMODE_SMART_WKUP;
862 else
863 idlemode = HWMOD_IDLEMODE_SMART;
864 }
63c85238
PW
865 _set_master_standbymode(oh, idlemode, &v);
866 }
867
a16b1f7f
PW
868 /*
869 * XXX The clock framework should handle this, by
870 * calling into this code. But this must wait until the
871 * clock structures are tagged with omap_hwmod entries
872 */
43b40992
PW
873 if ((oh->flags & HWMOD_SET_DEFAULT_CLOCKACT) &&
874 (sf & SYSC_HAS_CLOCKACTIVITY))
875 _set_clockactivity(oh, oh->class->sysc->clockact, &v);
63c85238 876
9980ce53
RN
877 /* If slave is in SMARTIDLE, also enable wakeup */
878 if ((sf & SYSC_HAS_SIDLEMODE) && !(oh->flags & HWMOD_SWSUP_SIDLE))
5a7ddcbd
KH
879 _enable_wakeup(oh, &v);
880
881 _write_sysconfig(v, oh);
78f26e87
HH
882
883 /*
884 * Set the autoidle bit only after setting the smartidle bit
885 * Setting this will not have any impact on the other modules.
886 */
887 if (sf & SYSC_HAS_AUTOIDLE) {
888 idlemode = (oh->flags & HWMOD_NO_OCP_AUTOIDLE) ?
889 0 : 1;
890 _set_module_autoidle(oh, idlemode, &v);
891 _write_sysconfig(v, oh);
892 }
63c85238
PW
893}
894
895/**
74ff3a68 896 * _idle_sysc - try to put a module into idle via OCP_SYSCONFIG
63c85238
PW
897 * @oh: struct omap_hwmod *
898 *
899 * If module is marked as SWSUP_SIDLE, force the module into slave
900 * idle; otherwise, configure it for smart-idle. If module is marked
901 * as SWSUP_MSUSPEND, force the module into master standby; otherwise,
902 * configure it for smart-standby. No return value.
903 */
74ff3a68 904static void _idle_sysc(struct omap_hwmod *oh)
63c85238 905{
43b40992 906 u8 idlemode, sf;
63c85238
PW
907 u32 v;
908
43b40992 909 if (!oh->class->sysc)
63c85238
PW
910 return;
911
912 v = oh->_sysc_cache;
43b40992 913 sf = oh->class->sysc->sysc_flags;
63c85238 914
43b40992 915 if (sf & SYSC_HAS_SIDLEMODE) {
63c85238
PW
916 idlemode = (oh->flags & HWMOD_SWSUP_SIDLE) ?
917 HWMOD_IDLEMODE_FORCE : HWMOD_IDLEMODE_SMART;
918 _set_slave_idlemode(oh, idlemode, &v);
919 }
920
43b40992 921 if (sf & SYSC_HAS_MIDLEMODE) {
724019b0
BC
922 if (oh->flags & HWMOD_SWSUP_MSTANDBY) {
923 idlemode = HWMOD_IDLEMODE_FORCE;
924 } else {
925 if (sf & SYSC_HAS_ENAWAKEUP)
926 _enable_wakeup(oh, &v);
927 if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
928 idlemode = HWMOD_IDLEMODE_SMART_WKUP;
929 else
930 idlemode = HWMOD_IDLEMODE_SMART;
931 }
63c85238
PW
932 _set_master_standbymode(oh, idlemode, &v);
933 }
934
86009eb3
BC
935 /* If slave is in SMARTIDLE, also enable wakeup */
936 if ((sf & SYSC_HAS_SIDLEMODE) && !(oh->flags & HWMOD_SWSUP_SIDLE))
937 _enable_wakeup(oh, &v);
938
63c85238
PW
939 _write_sysconfig(v, oh);
940}
941
942/**
74ff3a68 943 * _shutdown_sysc - force a module into idle via OCP_SYSCONFIG
63c85238
PW
944 * @oh: struct omap_hwmod *
945 *
946 * Force the module into slave idle and master suspend. No return
947 * value.
948 */
74ff3a68 949static void _shutdown_sysc(struct omap_hwmod *oh)
63c85238
PW
950{
951 u32 v;
43b40992 952 u8 sf;
63c85238 953
43b40992 954 if (!oh->class->sysc)
63c85238
PW
955 return;
956
957 v = oh->_sysc_cache;
43b40992 958 sf = oh->class->sysc->sysc_flags;
63c85238 959
43b40992 960 if (sf & SYSC_HAS_SIDLEMODE)
63c85238
PW
961 _set_slave_idlemode(oh, HWMOD_IDLEMODE_FORCE, &v);
962
43b40992 963 if (sf & SYSC_HAS_MIDLEMODE)
63c85238
PW
964 _set_master_standbymode(oh, HWMOD_IDLEMODE_FORCE, &v);
965
43b40992 966 if (sf & SYSC_HAS_AUTOIDLE)
726072e5 967 _set_module_autoidle(oh, 1, &v);
63c85238
PW
968
969 _write_sysconfig(v, oh);
970}
971
972/**
973 * _lookup - find an omap_hwmod by name
974 * @name: find an omap_hwmod by name
975 *
976 * Return a pointer to an omap_hwmod by name, or NULL if not found.
63c85238
PW
977 */
978static struct omap_hwmod *_lookup(const char *name)
979{
980 struct omap_hwmod *oh, *temp_oh;
981
982 oh = NULL;
983
984 list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
985 if (!strcmp(name, temp_oh->name)) {
986 oh = temp_oh;
987 break;
988 }
989 }
990
991 return oh;
992}
6ae76997
BC
993/**
994 * _init_clkdm - look up a clockdomain name, store pointer in omap_hwmod
995 * @oh: struct omap_hwmod *
996 *
997 * Convert a clockdomain name stored in a struct omap_hwmod into a
998 * clockdomain pointer, and save it into the struct omap_hwmod.
999 * return -EINVAL if clkdm_name does not exist or if the lookup failed.
1000 */
1001static int _init_clkdm(struct omap_hwmod *oh)
1002{
1003 if (cpu_is_omap24xx() || cpu_is_omap34xx())
1004 return 0;
1005
1006 if (!oh->clkdm_name) {
1007 pr_warning("omap_hwmod: %s: no clkdm_name\n", oh->name);
1008 return -EINVAL;
1009 }
1010
1011 oh->clkdm = clkdm_lookup(oh->clkdm_name);
1012 if (!oh->clkdm) {
1013 pr_warning("omap_hwmod: %s: could not associate to clkdm %s\n",
1014 oh->name, oh->clkdm_name);
1015 return -EINVAL;
1016 }
1017
1018 pr_debug("omap_hwmod: %s: associated to clkdm %s\n",
1019 oh->name, oh->clkdm_name);
1020
1021 return 0;
1022}
63c85238
PW
1023
1024/**
6ae76997
BC
1025 * _init_clocks - clk_get() all clocks associated with this hwmod. Retrieve as
1026 * well the clockdomain.
63c85238 1027 * @oh: struct omap_hwmod *
97d60162 1028 * @data: not used; pass NULL
63c85238 1029 *
a2debdbd 1030 * Called by omap_hwmod_setup_*() (after omap2_clk_init()).
48d54f3f
PW
1031 * Resolves all clock names embedded in the hwmod. Returns 0 on
1032 * success, or a negative error code on failure.
63c85238 1033 */
97d60162 1034static int _init_clocks(struct omap_hwmod *oh, void *data)
63c85238
PW
1035{
1036 int ret = 0;
1037
48d54f3f
PW
1038 if (oh->_state != _HWMOD_STATE_REGISTERED)
1039 return 0;
63c85238
PW
1040
1041 pr_debug("omap_hwmod: %s: looking up clocks\n", oh->name);
1042
1043 ret |= _init_main_clk(oh);
1044 ret |= _init_interface_clks(oh);
1045 ret |= _init_opt_clks(oh);
6ae76997 1046 ret |= _init_clkdm(oh);
63c85238 1047
f5c1f84b
BC
1048 if (!ret)
1049 oh->_state = _HWMOD_STATE_CLKS_INITED;
6652271a
BC
1050 else
1051 pr_warning("omap_hwmod: %s: cannot _init_clocks\n", oh->name);
63c85238 1052
09c35f2f 1053 return ret;
63c85238
PW
1054}
1055
1056/**
1057 * _wait_target_ready - wait for a module to leave slave idle
1058 * @oh: struct omap_hwmod *
1059 *
1060 * Wait for a module @oh to leave slave idle. Returns 0 if the module
1061 * does not have an IDLEST bit or if the module successfully leaves
1062 * slave idle; otherwise, pass along the return value of the
1063 * appropriate *_cm_wait_module_ready() function.
1064 */
1065static int _wait_target_ready(struct omap_hwmod *oh)
1066{
1067 struct omap_hwmod_ocp_if *os;
1068 int ret;
1069
1070 if (!oh)
1071 return -EINVAL;
1072
1073 if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
1074 return 0;
1075
682fdc96 1076 os = oh->slaves[oh->_mpu_port_index];
63c85238 1077
33f7ec81 1078 if (oh->flags & HWMOD_NO_IDLEST)
63c85238
PW
1079 return 0;
1080
1081 /* XXX check module SIDLEMODE */
1082
1083 /* XXX check clock enable states */
1084
1085 if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
1086 ret = omap2_cm_wait_module_ready(oh->prcm.omap2.module_offs,
1087 oh->prcm.omap2.idlest_reg_id,
1088 oh->prcm.omap2.idlest_idle_bit);
63c85238 1089 } else if (cpu_is_omap44xx()) {
9a23dfe1 1090 ret = omap4_cm_wait_module_ready(oh->prcm.omap4.clkctrl_reg);
63c85238
PW
1091 } else {
1092 BUG();
1093 };
1094
1095 return ret;
1096}
1097
5365efbe 1098/**
cc1226e7 1099 * _lookup_hardreset - fill register bit info for this hwmod/reset line
5365efbe
BC
1100 * @oh: struct omap_hwmod *
1101 * @name: name of the reset line in the context of this hwmod
cc1226e7 1102 * @ohri: struct omap_hwmod_rst_info * that this function will fill in
5365efbe
BC
1103 *
1104 * Return the bit position of the reset line that match the
1105 * input name. Return -ENOENT if not found.
1106 */
cc1226e7 1107static u8 _lookup_hardreset(struct omap_hwmod *oh, const char *name,
1108 struct omap_hwmod_rst_info *ohri)
5365efbe
BC
1109{
1110 int i;
1111
1112 for (i = 0; i < oh->rst_lines_cnt; i++) {
1113 const char *rst_line = oh->rst_lines[i].name;
1114 if (!strcmp(rst_line, name)) {
cc1226e7 1115 ohri->rst_shift = oh->rst_lines[i].rst_shift;
1116 ohri->st_shift = oh->rst_lines[i].st_shift;
1117 pr_debug("omap_hwmod: %s: %s: %s: rst %d st %d\n",
1118 oh->name, __func__, rst_line, ohri->rst_shift,
1119 ohri->st_shift);
5365efbe 1120
cc1226e7 1121 return 0;
5365efbe
BC
1122 }
1123 }
1124
1125 return -ENOENT;
1126}
1127
1128/**
1129 * _assert_hardreset - assert the HW reset line of submodules
1130 * contained in the hwmod module.
1131 * @oh: struct omap_hwmod *
1132 * @name: name of the reset line to lookup and assert
1133 *
1134 * Some IP like dsp, ipu or iva contain processor that require
1135 * an HW reset line to be assert / deassert in order to enable fully
1136 * the IP.
1137 */
1138static int _assert_hardreset(struct omap_hwmod *oh, const char *name)
1139{
cc1226e7 1140 struct omap_hwmod_rst_info ohri;
1141 u8 ret;
5365efbe
BC
1142
1143 if (!oh)
1144 return -EINVAL;
1145
cc1226e7 1146 ret = _lookup_hardreset(oh, name, &ohri);
1147 if (IS_ERR_VALUE(ret))
1148 return ret;
5365efbe
BC
1149
1150 if (cpu_is_omap24xx() || cpu_is_omap34xx())
1151 return omap2_prm_assert_hardreset(oh->prcm.omap2.module_offs,
cc1226e7 1152 ohri.rst_shift);
5365efbe
BC
1153 else if (cpu_is_omap44xx())
1154 return omap4_prm_assert_hardreset(oh->prcm.omap4.rstctrl_reg,
cc1226e7 1155 ohri.rst_shift);
5365efbe
BC
1156 else
1157 return -EINVAL;
1158}
1159
1160/**
1161 * _deassert_hardreset - deassert the HW reset line of submodules contained
1162 * in the hwmod module.
1163 * @oh: struct omap_hwmod *
1164 * @name: name of the reset line to look up and deassert
1165 *
1166 * Some IP like dsp, ipu or iva contain processor that require
1167 * an HW reset line to be assert / deassert in order to enable fully
1168 * the IP.
1169 */
1170static int _deassert_hardreset(struct omap_hwmod *oh, const char *name)
1171{
cc1226e7 1172 struct omap_hwmod_rst_info ohri;
1173 int ret;
5365efbe
BC
1174
1175 if (!oh)
1176 return -EINVAL;
1177
cc1226e7 1178 ret = _lookup_hardreset(oh, name, &ohri);
1179 if (IS_ERR_VALUE(ret))
1180 return ret;
5365efbe 1181
cc1226e7 1182 if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
1183 ret = omap2_prm_deassert_hardreset(oh->prcm.omap2.module_offs,
1184 ohri.rst_shift,
1185 ohri.st_shift);
1186 } else if (cpu_is_omap44xx()) {
1187 if (ohri.st_shift)
1188 pr_err("omap_hwmod: %s: %s: hwmod data error: OMAP4 does not support st_shift\n",
1189 oh->name, name);
1190 ret = omap4_prm_deassert_hardreset(oh->prcm.omap4.rstctrl_reg,
1191 ohri.rst_shift);
1192 } else {
5365efbe 1193 return -EINVAL;
cc1226e7 1194 }
5365efbe 1195
cc1226e7 1196 if (ret == -EBUSY)
5365efbe
BC
1197 pr_warning("omap_hwmod: %s: failed to hardreset\n", oh->name);
1198
cc1226e7 1199 return ret;
5365efbe
BC
1200}
1201
1202/**
1203 * _read_hardreset - read the HW reset line state of submodules
1204 * contained in the hwmod module
1205 * @oh: struct omap_hwmod *
1206 * @name: name of the reset line to look up and read
1207 *
1208 * Return the state of the reset line.
1209 */
1210static int _read_hardreset(struct omap_hwmod *oh, const char *name)
1211{
cc1226e7 1212 struct omap_hwmod_rst_info ohri;
1213 u8 ret;
5365efbe
BC
1214
1215 if (!oh)
1216 return -EINVAL;
1217
cc1226e7 1218 ret = _lookup_hardreset(oh, name, &ohri);
1219 if (IS_ERR_VALUE(ret))
1220 return ret;
5365efbe
BC
1221
1222 if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
1223 return omap2_prm_is_hardreset_asserted(oh->prcm.omap2.module_offs,
cc1226e7 1224 ohri.st_shift);
5365efbe
BC
1225 } else if (cpu_is_omap44xx()) {
1226 return omap4_prm_is_hardreset_asserted(oh->prcm.omap4.rstctrl_reg,
cc1226e7 1227 ohri.rst_shift);
5365efbe
BC
1228 } else {
1229 return -EINVAL;
1230 }
1231}
1232
63c85238 1233/**
bd36179e 1234 * _ocp_softreset - reset an omap_hwmod via the OCP_SYSCONFIG bit
63c85238
PW
1235 * @oh: struct omap_hwmod *
1236 *
1237 * Resets an omap_hwmod @oh via the OCP_SYSCONFIG bit. hwmod must be
12b1fdb4
KH
1238 * enabled for this to work. Returns -EINVAL if the hwmod cannot be
1239 * reset this way or if the hwmod is in the wrong state, -ETIMEDOUT if
1240 * the module did not reset in time, or 0 upon success.
2cb06814
BC
1241 *
1242 * In OMAP3 a specific SYSSTATUS register is used to get the reset status.
bd36179e 1243 * Starting in OMAP4, some IPs do not have SYSSTATUS registers and instead
2cb06814
BC
1244 * use the SYSCONFIG softreset bit to provide the status.
1245 *
bd36179e
PW
1246 * Note that some IP like McBSP do have reset control but don't have
1247 * reset status.
63c85238 1248 */
bd36179e 1249static int _ocp_softreset(struct omap_hwmod *oh)
63c85238 1250{
96835af9 1251 u32 v;
6f8b7ff5 1252 int c = 0;
96835af9 1253 int ret = 0;
63c85238 1254
43b40992 1255 if (!oh->class->sysc ||
2cb06814 1256 !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET))
63c85238
PW
1257 return -EINVAL;
1258
1259 /* clocks must be on for this operation */
1260 if (oh->_state != _HWMOD_STATE_ENABLED) {
76e5589e
BC
1261 pr_warning("omap_hwmod: %s: reset can only be entered from "
1262 "enabled state\n", oh->name);
63c85238
PW
1263 return -EINVAL;
1264 }
1265
96835af9
BC
1266 /* For some modules, all optionnal clocks need to be enabled as well */
1267 if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET)
1268 _enable_optional_clocks(oh);
1269
bd36179e 1270 pr_debug("omap_hwmod: %s: resetting via OCP SOFTRESET\n", oh->name);
63c85238
PW
1271
1272 v = oh->_sysc_cache;
96835af9
BC
1273 ret = _set_softreset(oh, &v);
1274 if (ret)
1275 goto dis_opt_clks;
63c85238
PW
1276 _write_sysconfig(v, oh);
1277
2cb06814 1278 if (oh->class->sysc->sysc_flags & SYSS_HAS_RESET_STATUS)
cc7a1d2a 1279 omap_test_timeout((omap_hwmod_read(oh,
2cb06814
BC
1280 oh->class->sysc->syss_offs)
1281 & SYSS_RESETDONE_MASK),
1282 MAX_MODULE_SOFTRESET_WAIT, c);
1283 else if (oh->class->sysc->sysc_flags & SYSC_HAS_RESET_STATUS)
cc7a1d2a 1284 omap_test_timeout(!(omap_hwmod_read(oh,
2cb06814
BC
1285 oh->class->sysc->sysc_offs)
1286 & SYSC_TYPE2_SOFTRESET_MASK),
1287 MAX_MODULE_SOFTRESET_WAIT, c);
63c85238 1288
5365efbe 1289 if (c == MAX_MODULE_SOFTRESET_WAIT)
76e5589e
BC
1290 pr_warning("omap_hwmod: %s: softreset failed (waited %d usec)\n",
1291 oh->name, MAX_MODULE_SOFTRESET_WAIT);
63c85238 1292 else
5365efbe 1293 pr_debug("omap_hwmod: %s: softreset in %d usec\n", oh->name, c);
63c85238
PW
1294
1295 /*
1296 * XXX add _HWMOD_STATE_WEDGED for modules that don't come back from
1297 * _wait_target_ready() or _reset()
1298 */
1299
96835af9
BC
1300 ret = (c == MAX_MODULE_SOFTRESET_WAIT) ? -ETIMEDOUT : 0;
1301
1302dis_opt_clks:
1303 if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET)
1304 _disable_optional_clocks(oh);
1305
1306 return ret;
63c85238
PW
1307}
1308
bd36179e
PW
1309/**
1310 * _reset - reset an omap_hwmod
1311 * @oh: struct omap_hwmod *
1312 *
1313 * Resets an omap_hwmod @oh. The default software reset mechanism for
1314 * most OMAP IP blocks is triggered via the OCP_SYSCONFIG.SOFTRESET
1315 * bit. However, some hwmods cannot be reset via this method: some
1316 * are not targets and therefore have no OCP header registers to
1317 * access; others (like the IVA) have idiosyncratic reset sequences.
1318 * So for these relatively rare cases, custom reset code can be
1319 * supplied in the struct omap_hwmod_class .reset function pointer.
1320 * Passes along the return value from either _reset() or the custom
1321 * reset function - these must return -EINVAL if the hwmod cannot be
1322 * reset this way or if the hwmod is in the wrong state, -ETIMEDOUT if
1323 * the module did not reset in time, or 0 upon success.
1324 */
1325static int _reset(struct omap_hwmod *oh)
1326{
1327 int ret;
1328
1329 pr_debug("omap_hwmod: %s: resetting\n", oh->name);
1330
1331 ret = (oh->class->reset) ? oh->class->reset(oh) : _ocp_softreset(oh);
1332
1333 return ret;
1334}
1335
63c85238 1336/**
dc6d1cda 1337 * _enable - enable an omap_hwmod
63c85238
PW
1338 * @oh: struct omap_hwmod *
1339 *
1340 * Enables an omap_hwmod @oh such that the MPU can access the hwmod's
dc6d1cda
PW
1341 * register target. Returns -EINVAL if the hwmod is in the wrong
1342 * state or passes along the return value of _wait_target_ready().
63c85238 1343 */
dc6d1cda 1344static int _enable(struct omap_hwmod *oh)
63c85238
PW
1345{
1346 int r;
1347
34617e2a
BC
1348 pr_debug("omap_hwmod: %s: enabling\n", oh->name);
1349
63c85238
PW
1350 if (oh->_state != _HWMOD_STATE_INITIALIZED &&
1351 oh->_state != _HWMOD_STATE_IDLE &&
1352 oh->_state != _HWMOD_STATE_DISABLED) {
1353 WARN(1, "omap_hwmod: %s: enabled state can only be entered "
1354 "from initialized, idle, or disabled state\n", oh->name);
1355 return -EINVAL;
1356 }
1357
8d9af88f 1358 /* Mux pins for device runtime if populated */
029268e4
TL
1359 if (oh->mux && (!oh->mux->enabled ||
1360 ((oh->_state == _HWMOD_STATE_IDLE) &&
1361 oh->mux->pads_dynamic)))
8d9af88f 1362 omap_hwmod_mux(oh->mux, _HWMOD_STATE_ENABLED);
63c85238
PW
1363
1364 _add_initiator_dep(oh, mpu_oh);
1365 _enable_clocks(oh);
1366
31f62866
BC
1367 /*
1368 * If an IP contains only one HW reset line, then de-assert it in order
1369 * to allow the module state transition. Otherwise the PRCM will return
1370 * Intransition status, and the init will failed.
1371 */
1372 if ((oh->_state == _HWMOD_STATE_INITIALIZED ||
1373 oh->_state == _HWMOD_STATE_DISABLED) && oh->rst_lines_cnt == 1)
1374 _deassert_hardreset(oh, oh->rst_lines[0].name);
63c85238 1375
63c85238 1376 r = _wait_target_ready(oh);
34617e2a 1377 if (r) {
9a23dfe1
BC
1378 pr_debug("omap_hwmod: %s: _wait_target_ready: %d\n",
1379 oh->name, r);
34617e2a
BC
1380 _disable_clocks(oh);
1381
1382 return r;
1383 }
1384
1385 oh->_state = _HWMOD_STATE_ENABLED;
1386
1387 /* Access the sysconfig only if the target is ready */
1388 if (oh->class->sysc) {
1389 if (!(oh->_int_flags & _HWMOD_SYSCONFIG_LOADED))
1390 _update_sysc_cache(oh);
1391 _enable_sysc(oh);
9a23dfe1
BC
1392 }
1393
63c85238
PW
1394 return r;
1395}
1396
1397/**
dc6d1cda 1398 * _idle - idle an omap_hwmod
63c85238
PW
1399 * @oh: struct omap_hwmod *
1400 *
1401 * Idles an omap_hwmod @oh. This should be called once the hwmod has
dc6d1cda
PW
1402 * no further work. Returns -EINVAL if the hwmod is in the wrong
1403 * state or returns 0.
63c85238 1404 */
dc6d1cda 1405static int _idle(struct omap_hwmod *oh)
63c85238 1406{
34617e2a
BC
1407 pr_debug("omap_hwmod: %s: idling\n", oh->name);
1408
63c85238
PW
1409 if (oh->_state != _HWMOD_STATE_ENABLED) {
1410 WARN(1, "omap_hwmod: %s: idle state can only be entered from "
1411 "enabled state\n", oh->name);
1412 return -EINVAL;
1413 }
1414
43b40992 1415 if (oh->class->sysc)
74ff3a68 1416 _idle_sysc(oh);
63c85238
PW
1417 _del_initiator_dep(oh, mpu_oh);
1418 _disable_clocks(oh);
1419
8d9af88f 1420 /* Mux pins for device idle if populated */
029268e4 1421 if (oh->mux && oh->mux->pads_dynamic)
8d9af88f
TL
1422 omap_hwmod_mux(oh->mux, _HWMOD_STATE_IDLE);
1423
63c85238
PW
1424 oh->_state = _HWMOD_STATE_IDLE;
1425
1426 return 0;
1427}
1428
9599217a
KVA
1429/**
1430 * omap_hwmod_set_ocp_autoidle - set the hwmod's OCP autoidle bit
1431 * @oh: struct omap_hwmod *
1432 * @autoidle: desired AUTOIDLE bitfield value (0 or 1)
1433 *
1434 * Sets the IP block's OCP autoidle bit in hardware, and updates our
1435 * local copy. Intended to be used by drivers that require
1436 * direct manipulation of the AUTOIDLE bits.
1437 * Returns -EINVAL if @oh is null or is not in the ENABLED state, or passes
1438 * along the return value from _set_module_autoidle().
1439 *
1440 * Any users of this function should be scrutinized carefully.
1441 */
1442int omap_hwmod_set_ocp_autoidle(struct omap_hwmod *oh, u8 autoidle)
1443{
1444 u32 v;
1445 int retval = 0;
1446 unsigned long flags;
1447
1448 if (!oh || oh->_state != _HWMOD_STATE_ENABLED)
1449 return -EINVAL;
1450
1451 spin_lock_irqsave(&oh->_lock, flags);
1452
1453 v = oh->_sysc_cache;
1454
1455 retval = _set_module_autoidle(oh, autoidle, &v);
1456
1457 if (!retval)
1458 _write_sysconfig(v, oh);
1459
1460 spin_unlock_irqrestore(&oh->_lock, flags);
1461
1462 return retval;
1463}
1464
63c85238
PW
1465/**
1466 * _shutdown - shutdown an omap_hwmod
1467 * @oh: struct omap_hwmod *
1468 *
1469 * Shut down an omap_hwmod @oh. This should be called when the driver
1470 * used for the hwmod is removed or unloaded or if the driver is not
1471 * used by the system. Returns -EINVAL if the hwmod is in the wrong
1472 * state or returns 0.
1473 */
1474static int _shutdown(struct omap_hwmod *oh)
1475{
e4dc8f50
PW
1476 int ret;
1477 u8 prev_state;
1478
63c85238
PW
1479 if (oh->_state != _HWMOD_STATE_IDLE &&
1480 oh->_state != _HWMOD_STATE_ENABLED) {
1481 WARN(1, "omap_hwmod: %s: disabled state can only be entered "
1482 "from idle, or enabled state\n", oh->name);
1483 return -EINVAL;
1484 }
1485
1486 pr_debug("omap_hwmod: %s: disabling\n", oh->name);
1487
e4dc8f50
PW
1488 if (oh->class->pre_shutdown) {
1489 prev_state = oh->_state;
1490 if (oh->_state == _HWMOD_STATE_IDLE)
dc6d1cda 1491 _enable(oh);
e4dc8f50
PW
1492 ret = oh->class->pre_shutdown(oh);
1493 if (ret) {
1494 if (prev_state == _HWMOD_STATE_IDLE)
dc6d1cda 1495 _idle(oh);
e4dc8f50
PW
1496 return ret;
1497 }
1498 }
1499
6481c73c
MV
1500 if (oh->class->sysc) {
1501 if (oh->_state == _HWMOD_STATE_IDLE)
1502 _enable(oh);
74ff3a68 1503 _shutdown_sysc(oh);
6481c73c 1504 }
5365efbe 1505
3827f949
BC
1506 /* clocks and deps are already disabled in idle */
1507 if (oh->_state == _HWMOD_STATE_ENABLED) {
1508 _del_initiator_dep(oh, mpu_oh);
1509 /* XXX what about the other system initiators here? dma, dsp */
1510 _disable_clocks(oh);
1511 }
63c85238
PW
1512 /* XXX Should this code also force-disable the optional clocks? */
1513
31f62866
BC
1514 /*
1515 * If an IP contains only one HW reset line, then assert it
1516 * after disabling the clocks and before shutting down the IP.
1517 */
1518 if (oh->rst_lines_cnt == 1)
1519 _assert_hardreset(oh, oh->rst_lines[0].name);
1520
8d9af88f
TL
1521 /* Mux pins to safe mode or use populated off mode values */
1522 if (oh->mux)
1523 omap_hwmod_mux(oh->mux, _HWMOD_STATE_DISABLED);
63c85238
PW
1524
1525 oh->_state = _HWMOD_STATE_DISABLED;
1526
1527 return 0;
1528}
1529
63c85238
PW
1530/**
1531 * _setup - do initial configuration of omap_hwmod
1532 * @oh: struct omap_hwmod *
1533 *
1534 * Writes the CLOCKACTIVITY bits @clockact to the hwmod @oh
48d54f3f 1535 * OCP_SYSCONFIG register. Returns 0.
63c85238 1536 */
97d60162 1537static int _setup(struct omap_hwmod *oh, void *data)
63c85238 1538{
9a23dfe1 1539 int i, r;
2092e5cc 1540 u8 postsetup_state;
97d60162 1541
48d54f3f
PW
1542 if (oh->_state != _HWMOD_STATE_CLKS_INITED)
1543 return 0;
1544
63c85238
PW
1545 /* Set iclk autoidle mode */
1546 if (oh->slaves_cnt > 0) {
682fdc96
BC
1547 for (i = 0; i < oh->slaves_cnt; i++) {
1548 struct omap_hwmod_ocp_if *os = oh->slaves[i];
63c85238
PW
1549 struct clk *c = os->_clk;
1550
4d3ae5a9 1551 if (!c)
63c85238
PW
1552 continue;
1553
1554 if (os->flags & OCPIF_SWSUP_IDLE) {
1555 /* XXX omap_iclk_deny_idle(c); */
1556 } else {
1557 /* XXX omap_iclk_allow_idle(c); */
1558 clk_enable(c);
1559 }
1560 }
1561 }
1562
1563 oh->_state = _HWMOD_STATE_INITIALIZED;
1564
5365efbe
BC
1565 /*
1566 * In the case of hwmod with hardreset that should not be
1567 * de-assert at boot time, we have to keep the module
1568 * initialized, because we cannot enable it properly with the
1569 * reset asserted. Exit without warning because that behavior is
1570 * expected.
1571 */
1572 if ((oh->flags & HWMOD_INIT_NO_RESET) && oh->rst_lines_cnt == 1)
1573 return 0;
1574
dc6d1cda 1575 r = _enable(oh);
9a23dfe1
BC
1576 if (r) {
1577 pr_warning("omap_hwmod: %s: cannot be enabled (%d)\n",
1578 oh->name, oh->_state);
1579 return 0;
1580 }
63c85238 1581
b835d014 1582 if (!(oh->flags & HWMOD_INIT_NO_RESET)) {
76e5589e
BC
1583 _reset(oh);
1584
b835d014 1585 /*
76e5589e 1586 * OCP_SYSCONFIG bits need to be reprogrammed after a softreset.
dc6d1cda 1587 * The _enable() function should be split to
76e5589e 1588 * avoid the rewrite of the OCP_SYSCONFIG register.
b835d014 1589 */
43b40992 1590 if (oh->class->sysc) {
b835d014 1591 _update_sysc_cache(oh);
74ff3a68 1592 _enable_sysc(oh);
b835d014
PW
1593 }
1594 }
63c85238 1595
2092e5cc
PW
1596 postsetup_state = oh->_postsetup_state;
1597 if (postsetup_state == _HWMOD_STATE_UNKNOWN)
1598 postsetup_state = _HWMOD_STATE_ENABLED;
1599
1600 /*
1601 * XXX HWMOD_INIT_NO_IDLE does not belong in hwmod data -
1602 * it should be set by the core code as a runtime flag during startup
1603 */
1604 if ((oh->flags & HWMOD_INIT_NO_IDLE) &&
1605 (postsetup_state == _HWMOD_STATE_IDLE))
1606 postsetup_state = _HWMOD_STATE_ENABLED;
1607
1608 if (postsetup_state == _HWMOD_STATE_IDLE)
dc6d1cda 1609 _idle(oh);
2092e5cc
PW
1610 else if (postsetup_state == _HWMOD_STATE_DISABLED)
1611 _shutdown(oh);
1612 else if (postsetup_state != _HWMOD_STATE_ENABLED)
1613 WARN(1, "hwmod: %s: unknown postsetup state %d! defaulting to enabled\n",
1614 oh->name, postsetup_state);
63c85238
PW
1615
1616 return 0;
1617}
1618
63c85238 1619/**
0102b627 1620 * _register - register a struct omap_hwmod
63c85238
PW
1621 * @oh: struct omap_hwmod *
1622 *
43b40992
PW
1623 * Registers the omap_hwmod @oh. Returns -EEXIST if an omap_hwmod
1624 * already has been registered by the same name; -EINVAL if the
1625 * omap_hwmod is in the wrong state, if @oh is NULL, if the
1626 * omap_hwmod's class field is NULL; if the omap_hwmod is missing a
1627 * name, or if the omap_hwmod's class is missing a name; or 0 upon
1628 * success.
63c85238
PW
1629 *
1630 * XXX The data should be copied into bootmem, so the original data
1631 * should be marked __initdata and freed after init. This would allow
1632 * unneeded omap_hwmods to be freed on multi-OMAP configurations. Note
1633 * that the copy process would be relatively complex due to the large number
1634 * of substructures.
1635 */
01592df9 1636static int __init _register(struct omap_hwmod *oh)
63c85238 1637{
569edd70 1638 int ms_id;
63c85238 1639
43b40992
PW
1640 if (!oh || !oh->name || !oh->class || !oh->class->name ||
1641 (oh->_state != _HWMOD_STATE_UNKNOWN))
63c85238
PW
1642 return -EINVAL;
1643
63c85238
PW
1644 pr_debug("omap_hwmod: %s: registering\n", oh->name);
1645
ce35b244
BC
1646 if (_lookup(oh->name))
1647 return -EEXIST;
63c85238
PW
1648
1649 ms_id = _find_mpu_port_index(oh);
e7c7d760 1650 if (!IS_ERR_VALUE(ms_id))
63c85238 1651 oh->_mpu_port_index = ms_id;
e7c7d760 1652 else
63c85238 1653 oh->_int_flags |= _HWMOD_NO_MPU_PORT;
63c85238
PW
1654
1655 list_add_tail(&oh->node, &omap_hwmod_list);
1656
dc6d1cda 1657 spin_lock_init(&oh->_lock);
2092e5cc 1658
63c85238
PW
1659 oh->_state = _HWMOD_STATE_REGISTERED;
1660
569edd70
PW
1661 /*
1662 * XXX Rather than doing a strcmp(), this should test a flag
1663 * set in the hwmod data, inserted by the autogenerator code.
1664 */
1665 if (!strcmp(oh->name, MPU_INITIATOR_NAME))
1666 mpu_oh = oh;
63c85238 1667
569edd70 1668 return 0;
63c85238
PW
1669}
1670
0102b627
BC
1671
1672/* Public functions */
1673
1674u32 omap_hwmod_read(struct omap_hwmod *oh, u16 reg_offs)
1675{
1676 if (oh->flags & HWMOD_16BIT_REG)
1677 return __raw_readw(oh->_mpu_rt_va + reg_offs);
1678 else
1679 return __raw_readl(oh->_mpu_rt_va + reg_offs);
1680}
1681
1682void omap_hwmod_write(u32 v, struct omap_hwmod *oh, u16 reg_offs)
1683{
1684 if (oh->flags & HWMOD_16BIT_REG)
1685 __raw_writew(v, oh->_mpu_rt_va + reg_offs);
1686 else
1687 __raw_writel(v, oh->_mpu_rt_va + reg_offs);
1688}
1689
6d3c55fd
A
1690/**
1691 * omap_hwmod_softreset - reset a module via SYSCONFIG.SOFTRESET bit
1692 * @oh: struct omap_hwmod *
1693 *
1694 * This is a public function exposed to drivers. Some drivers may need to do
1695 * some settings before and after resetting the device. Those drivers after
1696 * doing the necessary settings could use this function to start a reset by
1697 * setting the SYSCONFIG.SOFTRESET bit.
1698 */
1699int omap_hwmod_softreset(struct omap_hwmod *oh)
1700{
1701 u32 v;
1702 int ret;
1703
1704 if (!oh || !(oh->_sysc_cache))
1705 return -EINVAL;
1706
1707 v = oh->_sysc_cache;
1708 ret = _set_softreset(oh, &v);
1709 if (ret)
1710 goto error;
1711 _write_sysconfig(v, oh);
1712
1713error:
1714 return ret;
1715}
1716
0102b627
BC
1717/**
1718 * omap_hwmod_set_slave_idlemode - set the hwmod's OCP slave idlemode
1719 * @oh: struct omap_hwmod *
1720 * @idlemode: SIDLEMODE field bits (shifted to bit 0)
1721 *
1722 * Sets the IP block's OCP slave idlemode in hardware, and updates our
1723 * local copy. Intended to be used by drivers that have some erratum
1724 * that requires direct manipulation of the SIDLEMODE bits. Returns
1725 * -EINVAL if @oh is null, or passes along the return value from
1726 * _set_slave_idlemode().
1727 *
1728 * XXX Does this function have any current users? If not, we should
1729 * remove it; it is better to let the rest of the hwmod code handle this.
1730 * Any users of this function should be scrutinized carefully.
1731 */
1732int omap_hwmod_set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode)
1733{
1734 u32 v;
1735 int retval = 0;
1736
1737 if (!oh)
1738 return -EINVAL;
1739
1740 v = oh->_sysc_cache;
1741
1742 retval = _set_slave_idlemode(oh, idlemode, &v);
1743 if (!retval)
1744 _write_sysconfig(v, oh);
1745
1746 return retval;
1747}
1748
63c85238
PW
1749/**
1750 * omap_hwmod_lookup - look up a registered omap_hwmod by name
1751 * @name: name of the omap_hwmod to look up
1752 *
1753 * Given a @name of an omap_hwmod, return a pointer to the registered
1754 * struct omap_hwmod *, or NULL upon error.
1755 */
1756struct omap_hwmod *omap_hwmod_lookup(const char *name)
1757{
1758 struct omap_hwmod *oh;
1759
1760 if (!name)
1761 return NULL;
1762
63c85238 1763 oh = _lookup(name);
63c85238
PW
1764
1765 return oh;
1766}
1767
1768/**
1769 * omap_hwmod_for_each - call function for each registered omap_hwmod
1770 * @fn: pointer to a callback function
97d60162 1771 * @data: void * data to pass to callback function
63c85238
PW
1772 *
1773 * Call @fn for each registered omap_hwmod, passing @data to each
1774 * function. @fn must return 0 for success or any other value for
1775 * failure. If @fn returns non-zero, the iteration across omap_hwmods
1776 * will stop and the non-zero return value will be passed to the
1777 * caller of omap_hwmod_for_each(). @fn is called with
1778 * omap_hwmod_for_each() held.
1779 */
97d60162
PW
1780int omap_hwmod_for_each(int (*fn)(struct omap_hwmod *oh, void *data),
1781 void *data)
63c85238
PW
1782{
1783 struct omap_hwmod *temp_oh;
30ebad9d 1784 int ret = 0;
63c85238
PW
1785
1786 if (!fn)
1787 return -EINVAL;
1788
63c85238 1789 list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
97d60162 1790 ret = (*fn)(temp_oh, data);
63c85238
PW
1791 if (ret)
1792 break;
1793 }
63c85238
PW
1794
1795 return ret;
1796}
1797
63c85238 1798/**
550c8092 1799 * omap_hwmod_register - register an array of hwmods
63c85238
PW
1800 * @ohs: pointer to an array of omap_hwmods to register
1801 *
1802 * Intended to be called early in boot before the clock framework is
1803 * initialized. If @ohs is not null, will register all omap_hwmods
550c8092 1804 * listed in @ohs that are valid for this chip. Returns 0.
63c85238 1805 */
550c8092 1806int __init omap_hwmod_register(struct omap_hwmod **ohs)
63c85238 1807{
bac1a0f0 1808 int r, i;
63c85238
PW
1809
1810 if (!ohs)
1811 return 0;
1812
bac1a0f0
PW
1813 i = 0;
1814 do {
1815 if (!omap_chip_is(ohs[i]->omap_chip))
1816 continue;
1817
1818 r = _register(ohs[i]);
1819 WARN(r, "omap_hwmod: %s: _register returned %d\n", ohs[i]->name,
1820 r);
1821 } while (ohs[++i]);
63c85238
PW
1822
1823 return 0;
1824}
1825
e7c7d760
TL
1826/*
1827 * _populate_mpu_rt_base - populate the virtual address for a hwmod
1828 *
a2debdbd 1829 * Must be called only from omap_hwmod_setup_*() so ioremap works properly.
e7c7d760 1830 * Assumes the caller takes care of locking if needed.
63c85238 1831 */
e7c7d760
TL
1832static int __init _populate_mpu_rt_base(struct omap_hwmod *oh, void *data)
1833{
48d54f3f
PW
1834 if (oh->_state != _HWMOD_STATE_REGISTERED)
1835 return 0;
1836
e7c7d760
TL
1837 if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
1838 return 0;
1839
1840 oh->_mpu_rt_va = _find_mpu_rt_base(oh, oh->_mpu_port_index);
e7c7d760
TL
1841
1842 return 0;
1843}
1844
63c85238 1845/**
a2debdbd
PW
1846 * omap_hwmod_setup_one - set up a single hwmod
1847 * @oh_name: const char * name of the already-registered hwmod to set up
1848 *
1849 * Must be called after omap2_clk_init(). Resolves the struct clk
1850 * names to struct clk pointers for each registered omap_hwmod. Also
1851 * calls _setup() on each hwmod. Returns -EINVAL upon error or 0 upon
1852 * success.
1853 */
1854int __init omap_hwmod_setup_one(const char *oh_name)
63c85238
PW
1855{
1856 struct omap_hwmod *oh;
1857 int r;
1858
a2debdbd
PW
1859 pr_debug("omap_hwmod: %s: %s\n", oh_name, __func__);
1860
1861 if (!mpu_oh) {
1862 pr_err("omap_hwmod: %s: cannot setup_one: MPU initiator hwmod %s not yet registered\n",
1863 oh_name, MPU_INITIATOR_NAME);
63c85238 1864 return -EINVAL;
a2debdbd 1865 }
63c85238 1866
a2debdbd
PW
1867 oh = _lookup(oh_name);
1868 if (!oh) {
1869 WARN(1, "omap_hwmod: %s: hwmod not yet registered\n", oh_name);
1870 return -EINVAL;
1871 }
63c85238 1872
a2debdbd
PW
1873 if (mpu_oh->_state == _HWMOD_STATE_REGISTERED && oh != mpu_oh)
1874 omap_hwmod_setup_one(MPU_INITIATOR_NAME);
63c85238 1875
a2debdbd
PW
1876 r = _populate_mpu_rt_base(oh, NULL);
1877 if (IS_ERR_VALUE(r)) {
1878 WARN(1, "omap_hwmod: %s: couldn't set mpu_rt_base\n", oh_name);
1879 return -EINVAL;
1880 }
1881
1882 r = _init_clocks(oh, NULL);
1883 if (IS_ERR_VALUE(r)) {
1884 WARN(1, "omap_hwmod: %s: couldn't init clocks\n", oh_name);
1885 return -EINVAL;
63c85238
PW
1886 }
1887
a2debdbd
PW
1888 _setup(oh, NULL);
1889
63c85238
PW
1890 return 0;
1891}
1892
1893/**
550c8092 1894 * omap_hwmod_setup - do some post-clock framework initialization
63c85238
PW
1895 *
1896 * Must be called after omap2_clk_init(). Resolves the struct clk names
1897 * to struct clk pointers for each registered omap_hwmod. Also calls
a2debdbd 1898 * _setup() on each hwmod. Returns 0 upon success.
63c85238 1899 */
550c8092 1900static int __init omap_hwmod_setup_all(void)
63c85238
PW
1901{
1902 int r;
1903
569edd70
PW
1904 if (!mpu_oh) {
1905 pr_err("omap_hwmod: %s: MPU initiator hwmod %s not yet registered\n",
1906 __func__, MPU_INITIATOR_NAME);
1907 return -EINVAL;
1908 }
1909
e7c7d760 1910 r = omap_hwmod_for_each(_populate_mpu_rt_base, NULL);
63c85238 1911
97d60162 1912 r = omap_hwmod_for_each(_init_clocks, NULL);
a2debdbd
PW
1913 WARN(IS_ERR_VALUE(r),
1914 "omap_hwmod: %s: _init_clocks failed\n", __func__);
63c85238 1915
2092e5cc 1916 omap_hwmod_for_each(_setup, NULL);
63c85238
PW
1917
1918 return 0;
1919}
550c8092 1920core_initcall(omap_hwmod_setup_all);
63c85238 1921
63c85238
PW
1922/**
1923 * omap_hwmod_enable - enable an omap_hwmod
1924 * @oh: struct omap_hwmod *
1925 *
74ff3a68 1926 * Enable an omap_hwmod @oh. Intended to be called by omap_device_enable().
63c85238
PW
1927 * Returns -EINVAL on error or passes along the return value from _enable().
1928 */
1929int omap_hwmod_enable(struct omap_hwmod *oh)
1930{
1931 int r;
dc6d1cda 1932 unsigned long flags;
63c85238
PW
1933
1934 if (!oh)
1935 return -EINVAL;
1936
dc6d1cda
PW
1937 spin_lock_irqsave(&oh->_lock, flags);
1938 r = _enable(oh);
1939 spin_unlock_irqrestore(&oh->_lock, flags);
63c85238
PW
1940
1941 return r;
1942}
1943
1944/**
1945 * omap_hwmod_idle - idle an omap_hwmod
1946 * @oh: struct omap_hwmod *
1947 *
74ff3a68 1948 * Idle an omap_hwmod @oh. Intended to be called by omap_device_idle().
63c85238
PW
1949 * Returns -EINVAL on error or passes along the return value from _idle().
1950 */
1951int omap_hwmod_idle(struct omap_hwmod *oh)
1952{
dc6d1cda
PW
1953 unsigned long flags;
1954
63c85238
PW
1955 if (!oh)
1956 return -EINVAL;
1957
dc6d1cda
PW
1958 spin_lock_irqsave(&oh->_lock, flags);
1959 _idle(oh);
1960 spin_unlock_irqrestore(&oh->_lock, flags);
63c85238
PW
1961
1962 return 0;
1963}
1964
1965/**
1966 * omap_hwmod_shutdown - shutdown an omap_hwmod
1967 * @oh: struct omap_hwmod *
1968 *
74ff3a68 1969 * Shutdown an omap_hwmod @oh. Intended to be called by
63c85238
PW
1970 * omap_device_shutdown(). Returns -EINVAL on error or passes along
1971 * the return value from _shutdown().
1972 */
1973int omap_hwmod_shutdown(struct omap_hwmod *oh)
1974{
dc6d1cda
PW
1975 unsigned long flags;
1976
63c85238
PW
1977 if (!oh)
1978 return -EINVAL;
1979
dc6d1cda 1980 spin_lock_irqsave(&oh->_lock, flags);
63c85238 1981 _shutdown(oh);
dc6d1cda 1982 spin_unlock_irqrestore(&oh->_lock, flags);
63c85238
PW
1983
1984 return 0;
1985}
1986
1987/**
1988 * omap_hwmod_enable_clocks - enable main_clk, all interface clocks
1989 * @oh: struct omap_hwmod *oh
1990 *
1991 * Intended to be called by the omap_device code.
1992 */
1993int omap_hwmod_enable_clocks(struct omap_hwmod *oh)
1994{
dc6d1cda
PW
1995 unsigned long flags;
1996
1997 spin_lock_irqsave(&oh->_lock, flags);
63c85238 1998 _enable_clocks(oh);
dc6d1cda 1999 spin_unlock_irqrestore(&oh->_lock, flags);
63c85238
PW
2000
2001 return 0;
2002}
2003
2004/**
2005 * omap_hwmod_disable_clocks - disable main_clk, all interface clocks
2006 * @oh: struct omap_hwmod *oh
2007 *
2008 * Intended to be called by the omap_device code.
2009 */
2010int omap_hwmod_disable_clocks(struct omap_hwmod *oh)
2011{
dc6d1cda
PW
2012 unsigned long flags;
2013
2014 spin_lock_irqsave(&oh->_lock, flags);
63c85238 2015 _disable_clocks(oh);
dc6d1cda 2016 spin_unlock_irqrestore(&oh->_lock, flags);
63c85238
PW
2017
2018 return 0;
2019}
2020
2021/**
2022 * omap_hwmod_ocp_barrier - wait for posted writes against the hwmod to complete
2023 * @oh: struct omap_hwmod *oh
2024 *
2025 * Intended to be called by drivers and core code when all posted
2026 * writes to a device must complete before continuing further
2027 * execution (for example, after clearing some device IRQSTATUS
2028 * register bits)
2029 *
2030 * XXX what about targets with multiple OCP threads?
2031 */
2032void omap_hwmod_ocp_barrier(struct omap_hwmod *oh)
2033{
2034 BUG_ON(!oh);
2035
43b40992 2036 if (!oh->class->sysc || !oh->class->sysc->sysc_flags) {
63c85238
PW
2037 WARN(1, "omap_device: %s: OCP barrier impossible due to "
2038 "device configuration\n", oh->name);
2039 return;
2040 }
2041
2042 /*
2043 * Forces posted writes to complete on the OCP thread handling
2044 * register writes
2045 */
cc7a1d2a 2046 omap_hwmod_read(oh, oh->class->sysc->sysc_offs);
63c85238
PW
2047}
2048
2049/**
2050 * omap_hwmod_reset - reset the hwmod
2051 * @oh: struct omap_hwmod *
2052 *
2053 * Under some conditions, a driver may wish to reset the entire device.
2054 * Called from omap_device code. Returns -EINVAL on error or passes along
9b579114 2055 * the return value from _reset().
63c85238
PW
2056 */
2057int omap_hwmod_reset(struct omap_hwmod *oh)
2058{
2059 int r;
dc6d1cda 2060 unsigned long flags;
63c85238 2061
9b579114 2062 if (!oh)
63c85238
PW
2063 return -EINVAL;
2064
dc6d1cda 2065 spin_lock_irqsave(&oh->_lock, flags);
63c85238 2066 r = _reset(oh);
dc6d1cda 2067 spin_unlock_irqrestore(&oh->_lock, flags);
63c85238
PW
2068
2069 return r;
2070}
2071
2072/**
2073 * omap_hwmod_count_resources - count number of struct resources needed by hwmod
2074 * @oh: struct omap_hwmod *
2075 * @res: pointer to the first element of an array of struct resource to fill
2076 *
2077 * Count the number of struct resource array elements necessary to
2078 * contain omap_hwmod @oh resources. Intended to be called by code
2079 * that registers omap_devices. Intended to be used to determine the
2080 * size of a dynamically-allocated struct resource array, before
2081 * calling omap_hwmod_fill_resources(). Returns the number of struct
2082 * resource array elements needed.
2083 *
2084 * XXX This code is not optimized. It could attempt to merge adjacent
2085 * resource IDs.
2086 *
2087 */
2088int omap_hwmod_count_resources(struct omap_hwmod *oh)
2089{
2090 int ret, i;
2091
bc614958 2092 ret = _count_mpu_irqs(oh) + _count_sdma_reqs(oh);
63c85238
PW
2093
2094 for (i = 0; i < oh->slaves_cnt; i++)
78183f3f 2095 ret += _count_ocp_if_addr_spaces(oh->slaves[i]);
63c85238
PW
2096
2097 return ret;
2098}
2099
2100/**
2101 * omap_hwmod_fill_resources - fill struct resource array with hwmod data
2102 * @oh: struct omap_hwmod *
2103 * @res: pointer to the first element of an array of struct resource to fill
2104 *
2105 * Fill the struct resource array @res with resource data from the
2106 * omap_hwmod @oh. Intended to be called by code that registers
2107 * omap_devices. See also omap_hwmod_count_resources(). Returns the
2108 * number of array elements filled.
2109 */
2110int omap_hwmod_fill_resources(struct omap_hwmod *oh, struct resource *res)
2111{
bc614958 2112 int i, j, mpu_irqs_cnt, sdma_reqs_cnt;
63c85238
PW
2113 int r = 0;
2114
2115 /* For each IRQ, DMA, memory area, fill in array.*/
2116
212738a4
PW
2117 mpu_irqs_cnt = _count_mpu_irqs(oh);
2118 for (i = 0; i < mpu_irqs_cnt; i++) {
718bfd76
PW
2119 (res + r)->name = (oh->mpu_irqs + i)->name;
2120 (res + r)->start = (oh->mpu_irqs + i)->irq;
2121 (res + r)->end = (oh->mpu_irqs + i)->irq;
63c85238
PW
2122 (res + r)->flags = IORESOURCE_IRQ;
2123 r++;
2124 }
2125
bc614958
PW
2126 sdma_reqs_cnt = _count_sdma_reqs(oh);
2127 for (i = 0; i < sdma_reqs_cnt; i++) {
9ee9fff9
BC
2128 (res + r)->name = (oh->sdma_reqs + i)->name;
2129 (res + r)->start = (oh->sdma_reqs + i)->dma_req;
2130 (res + r)->end = (oh->sdma_reqs + i)->dma_req;
63c85238
PW
2131 (res + r)->flags = IORESOURCE_DMA;
2132 r++;
2133 }
2134
2135 for (i = 0; i < oh->slaves_cnt; i++) {
2136 struct omap_hwmod_ocp_if *os;
78183f3f 2137 int addr_cnt;
63c85238 2138
682fdc96 2139 os = oh->slaves[i];
78183f3f 2140 addr_cnt = _count_ocp_if_addr_spaces(os);
63c85238 2141
78183f3f 2142 for (j = 0; j < addr_cnt; j++) {
cd503802 2143 (res + r)->name = (os->addr + j)->name;
63c85238
PW
2144 (res + r)->start = (os->addr + j)->pa_start;
2145 (res + r)->end = (os->addr + j)->pa_end;
2146 (res + r)->flags = IORESOURCE_MEM;
2147 r++;
2148 }
2149 }
2150
2151 return r;
2152}
2153
2154/**
2155 * omap_hwmod_get_pwrdm - return pointer to this module's main powerdomain
2156 * @oh: struct omap_hwmod *
2157 *
2158 * Return the powerdomain pointer associated with the OMAP module
2159 * @oh's main clock. If @oh does not have a main clk, return the
2160 * powerdomain associated with the interface clock associated with the
2161 * module's MPU port. (XXX Perhaps this should use the SDMA port
2162 * instead?) Returns NULL on error, or a struct powerdomain * on
2163 * success.
2164 */
2165struct powerdomain *omap_hwmod_get_pwrdm(struct omap_hwmod *oh)
2166{
2167 struct clk *c;
2168
2169 if (!oh)
2170 return NULL;
2171
2172 if (oh->_clk) {
2173 c = oh->_clk;
2174 } else {
2175 if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
2176 return NULL;
2177 c = oh->slaves[oh->_mpu_port_index]->_clk;
2178 }
2179
d5647c18
TG
2180 if (!c->clkdm)
2181 return NULL;
2182
63c85238
PW
2183 return c->clkdm->pwrdm.ptr;
2184
2185}
2186
db2a60bf
PW
2187/**
2188 * omap_hwmod_get_mpu_rt_va - return the module's base address (for the MPU)
2189 * @oh: struct omap_hwmod *
2190 *
2191 * Returns the virtual address corresponding to the beginning of the
2192 * module's register target, in the address range that is intended to
2193 * be used by the MPU. Returns the virtual address upon success or NULL
2194 * upon error.
2195 */
2196void __iomem *omap_hwmod_get_mpu_rt_va(struct omap_hwmod *oh)
2197{
2198 if (!oh)
2199 return NULL;
2200
2201 if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
2202 return NULL;
2203
2204 if (oh->_state == _HWMOD_STATE_UNKNOWN)
2205 return NULL;
2206
2207 return oh->_mpu_rt_va;
2208}
2209
63c85238
PW
2210/**
2211 * omap_hwmod_add_initiator_dep - add sleepdep from @init_oh to @oh
2212 * @oh: struct omap_hwmod *
2213 * @init_oh: struct omap_hwmod * (initiator)
2214 *
2215 * Add a sleep dependency between the initiator @init_oh and @oh.
2216 * Intended to be called by DSP/Bridge code via platform_data for the
2217 * DSP case; and by the DMA code in the sDMA case. DMA code, *Bridge
2218 * code needs to add/del initiator dependencies dynamically
2219 * before/after accessing a device. Returns the return value from
2220 * _add_initiator_dep().
2221 *
2222 * XXX Keep a usecount in the clockdomain code
2223 */
2224int omap_hwmod_add_initiator_dep(struct omap_hwmod *oh,
2225 struct omap_hwmod *init_oh)
2226{
2227 return _add_initiator_dep(oh, init_oh);
2228}
2229
2230/*
2231 * XXX what about functions for drivers to save/restore ocp_sysconfig
2232 * for context save/restore operations?
2233 */
2234
2235/**
2236 * omap_hwmod_del_initiator_dep - remove sleepdep from @init_oh to @oh
2237 * @oh: struct omap_hwmod *
2238 * @init_oh: struct omap_hwmod * (initiator)
2239 *
2240 * Remove a sleep dependency between the initiator @init_oh and @oh.
2241 * Intended to be called by DSP/Bridge code via platform_data for the
2242 * DSP case; and by the DMA code in the sDMA case. DMA code, *Bridge
2243 * code needs to add/del initiator dependencies dynamically
2244 * before/after accessing a device. Returns the return value from
2245 * _del_initiator_dep().
2246 *
2247 * XXX Keep a usecount in the clockdomain code
2248 */
2249int omap_hwmod_del_initiator_dep(struct omap_hwmod *oh,
2250 struct omap_hwmod *init_oh)
2251{
2252 return _del_initiator_dep(oh, init_oh);
2253}
2254
63c85238
PW
2255/**
2256 * omap_hwmod_enable_wakeup - allow device to wake up the system
2257 * @oh: struct omap_hwmod *
2258 *
2259 * Sets the module OCP socket ENAWAKEUP bit to allow the module to
2260 * send wakeups to the PRCM. Eventually this should sets PRCM wakeup
2261 * registers to cause the PRCM to receive wakeup events from the
2262 * module. Does not set any wakeup routing registers beyond this
2263 * point - if the module is to wake up any other module or subsystem,
2264 * that must be set separately. Called by omap_device code. Returns
2265 * -EINVAL on error or 0 upon success.
2266 */
2267int omap_hwmod_enable_wakeup(struct omap_hwmod *oh)
2268{
dc6d1cda 2269 unsigned long flags;
5a7ddcbd 2270 u32 v;
dc6d1cda 2271
43b40992
PW
2272 if (!oh->class->sysc ||
2273 !(oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP))
63c85238
PW
2274 return -EINVAL;
2275
dc6d1cda 2276 spin_lock_irqsave(&oh->_lock, flags);
5a7ddcbd
KH
2277 v = oh->_sysc_cache;
2278 _enable_wakeup(oh, &v);
2279 _write_sysconfig(v, oh);
dc6d1cda 2280 spin_unlock_irqrestore(&oh->_lock, flags);
63c85238
PW
2281
2282 return 0;
2283}
2284
2285/**
2286 * omap_hwmod_disable_wakeup - prevent device from waking the system
2287 * @oh: struct omap_hwmod *
2288 *
2289 * Clears the module OCP socket ENAWAKEUP bit to prevent the module
2290 * from sending wakeups to the PRCM. Eventually this should clear
2291 * PRCM wakeup registers to cause the PRCM to ignore wakeup events
2292 * from the module. Does not set any wakeup routing registers beyond
2293 * this point - if the module is to wake up any other module or
2294 * subsystem, that must be set separately. Called by omap_device
2295 * code. Returns -EINVAL on error or 0 upon success.
2296 */
2297int omap_hwmod_disable_wakeup(struct omap_hwmod *oh)
2298{
dc6d1cda 2299 unsigned long flags;
5a7ddcbd 2300 u32 v;
dc6d1cda 2301
43b40992
PW
2302 if (!oh->class->sysc ||
2303 !(oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP))
63c85238
PW
2304 return -EINVAL;
2305
dc6d1cda 2306 spin_lock_irqsave(&oh->_lock, flags);
5a7ddcbd
KH
2307 v = oh->_sysc_cache;
2308 _disable_wakeup(oh, &v);
2309 _write_sysconfig(v, oh);
dc6d1cda 2310 spin_unlock_irqrestore(&oh->_lock, flags);
63c85238
PW
2311
2312 return 0;
2313}
43b40992 2314
aee48e3c
PW
2315/**
2316 * omap_hwmod_assert_hardreset - assert the HW reset line of submodules
2317 * contained in the hwmod module.
2318 * @oh: struct omap_hwmod *
2319 * @name: name of the reset line to lookup and assert
2320 *
2321 * Some IP like dsp, ipu or iva contain processor that require
2322 * an HW reset line to be assert / deassert in order to enable fully
2323 * the IP. Returns -EINVAL if @oh is null or if the operation is not
2324 * yet supported on this OMAP; otherwise, passes along the return value
2325 * from _assert_hardreset().
2326 */
2327int omap_hwmod_assert_hardreset(struct omap_hwmod *oh, const char *name)
2328{
2329 int ret;
dc6d1cda 2330 unsigned long flags;
aee48e3c
PW
2331
2332 if (!oh)
2333 return -EINVAL;
2334
dc6d1cda 2335 spin_lock_irqsave(&oh->_lock, flags);
aee48e3c 2336 ret = _assert_hardreset(oh, name);
dc6d1cda 2337 spin_unlock_irqrestore(&oh->_lock, flags);
aee48e3c
PW
2338
2339 return ret;
2340}
2341
2342/**
2343 * omap_hwmod_deassert_hardreset - deassert the HW reset line of submodules
2344 * contained in the hwmod module.
2345 * @oh: struct omap_hwmod *
2346 * @name: name of the reset line to look up and deassert
2347 *
2348 * Some IP like dsp, ipu or iva contain processor that require
2349 * an HW reset line to be assert / deassert in order to enable fully
2350 * the IP. Returns -EINVAL if @oh is null or if the operation is not
2351 * yet supported on this OMAP; otherwise, passes along the return value
2352 * from _deassert_hardreset().
2353 */
2354int omap_hwmod_deassert_hardreset(struct omap_hwmod *oh, const char *name)
2355{
2356 int ret;
dc6d1cda 2357 unsigned long flags;
aee48e3c
PW
2358
2359 if (!oh)
2360 return -EINVAL;
2361
dc6d1cda 2362 spin_lock_irqsave(&oh->_lock, flags);
aee48e3c 2363 ret = _deassert_hardreset(oh, name);
dc6d1cda 2364 spin_unlock_irqrestore(&oh->_lock, flags);
aee48e3c
PW
2365
2366 return ret;
2367}
2368
2369/**
2370 * omap_hwmod_read_hardreset - read the HW reset line state of submodules
2371 * contained in the hwmod module
2372 * @oh: struct omap_hwmod *
2373 * @name: name of the reset line to look up and read
2374 *
2375 * Return the current state of the hwmod @oh's reset line named @name:
2376 * returns -EINVAL upon parameter error or if this operation
2377 * is unsupported on the current OMAP; otherwise, passes along the return
2378 * value from _read_hardreset().
2379 */
2380int omap_hwmod_read_hardreset(struct omap_hwmod *oh, const char *name)
2381{
2382 int ret;
dc6d1cda 2383 unsigned long flags;
aee48e3c
PW
2384
2385 if (!oh)
2386 return -EINVAL;
2387
dc6d1cda 2388 spin_lock_irqsave(&oh->_lock, flags);
aee48e3c 2389 ret = _read_hardreset(oh, name);
dc6d1cda 2390 spin_unlock_irqrestore(&oh->_lock, flags);
aee48e3c
PW
2391
2392 return ret;
2393}
2394
2395
43b40992
PW
2396/**
2397 * omap_hwmod_for_each_by_class - call @fn for each hwmod of class @classname
2398 * @classname: struct omap_hwmod_class name to search for
2399 * @fn: callback function pointer to call for each hwmod in class @classname
2400 * @user: arbitrary context data to pass to the callback function
2401 *
ce35b244
BC
2402 * For each omap_hwmod of class @classname, call @fn.
2403 * If the callback function returns something other than
43b40992
PW
2404 * zero, the iterator is terminated, and the callback function's return
2405 * value is passed back to the caller. Returns 0 upon success, -EINVAL
2406 * if @classname or @fn are NULL, or passes back the error code from @fn.
2407 */
2408int omap_hwmod_for_each_by_class(const char *classname,
2409 int (*fn)(struct omap_hwmod *oh,
2410 void *user),
2411 void *user)
2412{
2413 struct omap_hwmod *temp_oh;
2414 int ret = 0;
2415
2416 if (!classname || !fn)
2417 return -EINVAL;
2418
2419 pr_debug("omap_hwmod: %s: looking for modules of class %s\n",
2420 __func__, classname);
2421
43b40992
PW
2422 list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
2423 if (!strcmp(temp_oh->class->name, classname)) {
2424 pr_debug("omap_hwmod: %s: %s: calling callback fn\n",
2425 __func__, temp_oh->name);
2426 ret = (*fn)(temp_oh, user);
2427 if (ret)
2428 break;
2429 }
2430 }
2431
43b40992
PW
2432 if (ret)
2433 pr_debug("omap_hwmod: %s: iterator terminated early: %d\n",
2434 __func__, ret);
2435
2436 return ret;
2437}
2438
2092e5cc
PW
2439/**
2440 * omap_hwmod_set_postsetup_state - set the post-_setup() state for this hwmod
2441 * @oh: struct omap_hwmod *
2442 * @state: state that _setup() should leave the hwmod in
2443 *
550c8092 2444 * Sets the hwmod state that @oh will enter at the end of _setup()
a2debdbd
PW
2445 * (called by omap_hwmod_setup_*()). Only valid to call between
2446 * calling omap_hwmod_register() and omap_hwmod_setup_*(). Returns
550c8092
PW
2447 * 0 upon success or -EINVAL if there is a problem with the arguments
2448 * or if the hwmod is in the wrong state.
2092e5cc
PW
2449 */
2450int omap_hwmod_set_postsetup_state(struct omap_hwmod *oh, u8 state)
2451{
2452 int ret;
dc6d1cda 2453 unsigned long flags;
2092e5cc
PW
2454
2455 if (!oh)
2456 return -EINVAL;
2457
2458 if (state != _HWMOD_STATE_DISABLED &&
2459 state != _HWMOD_STATE_ENABLED &&
2460 state != _HWMOD_STATE_IDLE)
2461 return -EINVAL;
2462
dc6d1cda 2463 spin_lock_irqsave(&oh->_lock, flags);
2092e5cc
PW
2464
2465 if (oh->_state != _HWMOD_STATE_REGISTERED) {
2466 ret = -EINVAL;
2467 goto ohsps_unlock;
2468 }
2469
2470 oh->_postsetup_state = state;
2471 ret = 0;
2472
2473ohsps_unlock:
dc6d1cda 2474 spin_unlock_irqrestore(&oh->_lock, flags);
2092e5cc
PW
2475
2476 return ret;
2477}
c80705aa
KH
2478
2479/**
2480 * omap_hwmod_get_context_loss_count - get lost context count
2481 * @oh: struct omap_hwmod *
2482 *
2483 * Query the powerdomain of of @oh to get the context loss
2484 * count for this device.
2485 *
2486 * Returns the context loss count of the powerdomain assocated with @oh
2487 * upon success, or zero if no powerdomain exists for @oh.
2488 */
2489u32 omap_hwmod_get_context_loss_count(struct omap_hwmod *oh)
2490{
2491 struct powerdomain *pwrdm;
2492 int ret = 0;
2493
2494 pwrdm = omap_hwmod_get_pwrdm(oh);
2495 if (pwrdm)
2496 ret = pwrdm_get_context_loss_count(pwrdm);
2497
2498 return ret;
2499}
43b01643
PW
2500
2501/**
2502 * omap_hwmod_no_setup_reset - prevent a hwmod from being reset upon setup
2503 * @oh: struct omap_hwmod *
2504 *
2505 * Prevent the hwmod @oh from being reset during the setup process.
2506 * Intended for use by board-*.c files on boards with devices that
2507 * cannot tolerate being reset. Must be called before the hwmod has
2508 * been set up. Returns 0 upon success or negative error code upon
2509 * failure.
2510 */
2511int omap_hwmod_no_setup_reset(struct omap_hwmod *oh)
2512{
2513 if (!oh)
2514 return -EINVAL;
2515
2516 if (oh->_state != _HWMOD_STATE_REGISTERED) {
2517 pr_err("omap_hwmod: %s: cannot prevent setup reset; in wrong state\n",
2518 oh->name);
2519 return -EINVAL;
2520 }
2521
2522 oh->flags |= HWMOD_INIT_NO_RESET;
2523
2524 return 0;
2525}
This page took 0.486595 seconds and 5 git commands to generate.